EEWORLDEEWORLDEEWORLD

Part Number

Search

BR220-280

Description
Symmetrical BOD, 314V V(BO) Max, TO-220AB
CategoryAnalog mixed-signal IC    Trigger device   
File Size290KB,11 Pages
ManufacturerYAGEO
Websitehttp://www.yageo.com/
Download Datasheet Parametric Compare View All

BR220-280 Overview

Symmetrical BOD, 314V V(BO) Max, TO-220AB

BR220-280 Parametric

Parameter NameAttribute value
MakerYAGEO
package instructionFLANGE MOUNT, R-PSFM-T3
Reach Compliance Codeunknown
Maximum breakover voltage314 V
Minimum breakover voltage246 V
Shell connectionTERMINAL 2
ConfigurationCOMMON TERMINAL 2, 2 ELEMENTS
Nominal holding current150 mA
JEDEC-95 codeTO-220AB
JESD-30 codeR-PSFM-T3
Maximum non-repetitive peak forward current30 A
Number of components2
Number of terminals3
Maximum operating temperature125 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Certification statusNot Qualified
Maximum rms on-state current8 A
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
Trigger device typeSYMMETRICAL BOD

BR220-280 Related Products

BR220-280 BR220-140 BR220-160 BR220-100 BR220-120 BR220-240 BR220-260
Description Symmetrical BOD, 314V V(BO) Max, TO-220AB Symmetrical BOD, 157V V(BO) Max, TO-220AB Symmetrical BOD, 180V V(BO) Max, TO-220AB Symmetrical BOD, 112V V(BO) Max, TO-220AB Symmetrical BOD, 135V V(BO) Max, TO-220AB Symmetrical BOD, 269V V(BO) Max, TO-220AB Symmetrical BOD, 292V V(BO) Max, TO-220AB
package instruction FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown
Maximum breakover voltage 314 V 157 V 180 V 112 V 135 V 269 V 292 V
Minimum breakover voltage 246 V 123 V 140 V 88 V 105 V 211 V 228 V
Shell connection TERMINAL 2 TERMINAL 2 TERMINAL 2 TERMINAL 2 TERMINAL 2 TERMINAL 2 TERMINAL 2
Configuration COMMON TERMINAL 2, 2 ELEMENTS COMMON TERMINAL 2, 2 ELEMENTS COMMON TERMINAL 2, 2 ELEMENTS COMMON TERMINAL 2, 2 ELEMENTS COMMON TERMINAL 2, 2 ELEMENTS COMMON TERMINAL 2, 2 ELEMENTS COMMON TERMINAL 2, 2 ELEMENTS
Nominal holding current 150 mA 150 mA 150 mA 150 mA 150 mA 150 mA 150 mA
JEDEC-95 code TO-220AB TO-220AB TO-220AB TO-220AB TO-220AB TO-220AB TO-220AB
JESD-30 code R-PSFM-T3 R-PSFM-T3 R-PSFM-T3 R-PSFM-T3 R-PSFM-T3 R-PSFM-T3 R-PSFM-T3
Maximum non-repetitive peak forward current 30 A 30 A 30 A 30 A 30 A 30 A 30 A
Number of components 2 2 2 2 2 2 2
Number of terminals 3 3 3 3 3 3 3
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum rms on-state current 8 A 8 A 8 A 8 A 8 A 8 A 8 A
surface mount NO NO NO NO NO NO NO
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal location SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE SINGLE
Trigger device type SYMMETRICAL BOD SYMMETRICAL BOD SYMMETRICAL BOD SYMMETRICAL BOD SYMMETRICAL BOD SYMMETRICAL BOD SYMMETRICAL BOD
Maker YAGEO - YAGEO YAGEO YAGEO YAGEO YAGEO
ECCN code - EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
This is a board made with Spartan-6 chips. Please take a look at it first.
Currently there are only silk screen pictures, enjoy them first.I don't know if anyone has done it in the forum, share it with you [[i] This post was last edited by gauson on 2009-12-16 11:00 [/i]]...
gauson FPGA/CPLD
Why use CPLD or FPGA?
I want to expand an AD chip for DSP, and the sampling rate is required to be about 10M. I see many people on the Internet use FPGA or CPLD for external AD. But if the AD is a parallel port, then the d...
mrwoshishei FPGA/CPLD
Starting with the Camera - Introduction to Advanced Driver Assistance System Solutions Series
In recent years, with the continuous improvement of people's demand for driving safety, the continuous maturity of advanced driver assistance system (ADAS) related technologies, and the rapid developm...
zqy1111 TI Technology Forum
Simplify Isolated Current and Voltage Sensing Designs with Single-Supply Isolation Amplifiers and ADCs
We all need an "it" in areas such as protecting personnel, noise immunity, and handling ground potential differences between subsystems. You can design "it" in applications such as motor drives, solar...
alan000345 Analogue and Mixed Signal
PCB design specifications - layout instructions (with pictures) must be read
PCB design is complicated, and various unexpected factors frequently affect the achievement of the overall plan. How can we tame the scattered components with different personalities? How can we draw ...
捷配pcb打样工厂 PCB Design
FPGA Example: First-hand Experience that Can Be Directly Used in Engineering Projects
Preface Part I Basic Knowledge Chapter 1 Overview of FPGA Development 2 1.1 Introduction to FPGA Basics 2 1.2 Advantages and Limitations of FPGA 6 1.3 Skills Required for FPGA Development 7 FPGA Appli...
白丁 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2291  1593  1747  1636  45  47  33  36  1  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号