BUS-61555-45 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BUS-61555-45

BUS-61555-45: DescriptionMicro Peripheral IC; CategoryThe embedded processor and controller Microcontrollers and processors; File Size50KB，4 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-61555-45 Overview

Micro Peripheral IC

BUS-61555-45 Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
package instruction	,
Reach Compliance Code	unknown

Preview

Download Datasheet

View All

BUS-61553

MIL-STD-1553 ADVANCED INTEGRATED

MUX (AIM ) HYBRID

ALSO

SEE

IDE

R’S GU

USE

DESCRIPTION

DDC’s

BUS-61553

Advanced

Integrated Mux (AIM) Hybrid is a

complete

MIL-STD-1553

Bus

Controller (BC), Remote Terminal

Unit (RTU), and Bus Monitor (MT)

device. Packaged in a single 78-pin

DIP package, the BUS-61553 con-

tains dual low-power transceivers,

complete BC/RT/MT protocol logic, a

MIL-STD-1553-to-host interface unit

and 8K x 16 RAM.

Using an industry standard dual

transceiver and standard status and

control signals, the BUS-61553 sim-

plifies system integration at both the

MIL-STD-1553 and host processor

interface levels.

All 1553 operations are controlled

through the CPU access to the

shared 8K x 16 RAM. To ensure

maximum design flexibility, memory

control lines are provided for attach-

ing external RAM to the BUS-61553

address and data buses and for dis-

abling internal memory; the total

combined memory space can be

expanded to 64K x 16. All 1553 trans-

fers are entirely memory-mapped;

thus the CPU interface requires

minimal hardware and/or software

support.

The BUS-61553 operates over the

full military -55°C to +125°C temper-

ature range. Available screened to

MIL-PRF-38534, the BUS-61553 is

ideal for demanding military and

industrial microprocessor-to-1553

interface applications.

FEATURES

• Fully Intergrated Terminal

Including:

–Dual Transceiver

–BC/RT/MT Protocol

–Memory Management Unit

–Processor lnterface Logic

–8K x 16 RAM

• CMOS and Bipolar Technologies

• Internal Interrupt Status and Time

Tag Registers

• High Reliability

• 883B Processing Available

BUS-25679

DATA

BUS A

TRANSCEIVER A

TX INH

CONTENTION

RESOLVER

INTERRUPT

GENERATOR

CLOCK IN

CHANNEL A

ENCODER/

DECODER

MEMORY

TIMING

CPU

TIMING

MSTRCLR

SELECT

STRBD

READYD

RD/WR

MEM/REG

EXTEN

EXTLD

INT

TRANSFORMER A

768

µs

TIME OUT

PROTOCOL

CONTROLLER

A15-A00

BUS-25679

DATA

BUS B

TX INH

TRANSCEIVER B

D15-D00

TRANSFORMER B

CHANNEL B

ENCODER/

DECODER

8K x 16

SHARED RAM

PARITY

CHECKER

RT ADDR

RTAD0

RTAD1

RTAD2

RTAD3

RTAD4

RTAD P

RTPARERR

RAM

FIGURE 1. BU-61553 BLOCK DIAGRAM

Recommended Resources

Overview of Analog System Pitfalls in Digital Systems Processing

Use LM138K integrated voltage stabilizing circuit to form a large current adjustable voltage stabilizing power supply circuit_2

Grain moisture meter

Anti-zygomatic circuit using NAND gate

Low frequency multiple waveform oscillator

Computer motherboard circuit diagram 810 2_20

Schematics that New Electricians Need to Understand: In the field of electrical control, it is not difficult to get started, but it is more difficult to master it. If the method is not appropriate, it will be very difficult to learn. The big guys on the...; led2015 Analogue and Mixed Signal

stm32 nand flash operation problem: STM32 reads the ID of NAND512W3A2CN6E as 20 76 20 76. But the status is not read. It is always 0x00. It should be 0xC0. What's going on? Has anyone encountered this situation?...; 490353119 stm32/stm8

Tips you must know for using general-purpose op amps at low voltages: Transfer: deyisupport [color=#000]Author: [/color][color=rgb(205, 23, 31)][url=http://e2e.ti.com/members/11001/default.aspx]Ron Michallick[/url][/color][color=#000] Texas Instruments[/color] [align=le...; maylove Analogue and Mixed Signal

Advocacy: What aspects of embedded systems are you all concerned about?: [size=2]In order to better build our embedded section, several of our moderators recently gathered together to discuss and decided to divide the work in a planned way to build our section. The respons...; soso Embedded System

How to compile Xilinx library under modelsim: There are many methods for building Xilinx simulation library for ModelSim SE. I have searched on the Internet and have tried several of them. One of the simpler methods is as follows: 1) Of course, y...; paradoxfx FPGA/CPLD

BENQ M23G debugging has a strange problem, please help: Problems: Can answer calls but cannot make calls, can send text messages normally, but the content of received text messages is incorrect. +CMGS: 13488475677" > NI HAO. +CMGS: 13488475677 English: My ...; lcc910 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components