531WA649M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531WA649M000DGR

531WA649M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 649MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WA649M000DGR Overview

CMOS/TTL Output Clock Oscillator, 649MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WA649M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	649 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Long-distance FM transmitter circuit diagram made of high-frequency triode

Power amplifier circuit with load impedance compensation

50W power amplifier 02

Simple thyristor dimming light circuit

Integrated temperature sensor measurement circuit

555 color TV switching power supply circuit

Network connection problem using WININET under EVC4: Start a thread and use WININET to download and upload data: Some codes are as follows: int uParam = 5000; int iTimeOut = 5000, iSendTimeOut = 1000, iRecvTimeOut = 7000, iDataSendTO = 1000, iDataRecvTO...; action99 Embedded System

Recently, my boss has paid special attention to the program protection of laser equipment. Do you have any good methods?: Recently, my boss has been paying special attention to the program protection of laser equipment. Do you have any good methods to recommend?...; UP798 Embedded System

Xiao Meige will study FPGA digital tube dynamic scanning with you in depth: In electronic systems, output devices are usually required to output or display certain information to indicate the current operating status of the system. In electronic systems based on single-chip m...; 小梅哥 FPGA/CPLD

What is the meaning of RAMIMAGE?: RAMIMAGE is said to be a place for OS. I think when starting OS, NK.bin should be first decompressed into a block like NK.nb0. I want to know whether RAMIMAGE is the first address of NK.bin or the fir...; mn14174 Embedded System

SensorTile.box firmware update: 1. Material preparation Download collection: https://bbs.eeworld.com.cn/thread-1105280-1-1.html At present, the only information that can be downloaded seems to be here. In addition, there is a develo...; tinnu ST MEMS Sensor Creative Design Competition

What is the essential difference between PLC and RTU?: The remote module was originally designed for use in control rooms, so it has poor adaptability to harsh environments. Compared with remote modules, RTU has powerful communication functions and integr...; eeleader-mcu Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components