Q16F3GXXB06E datasheet, PDF - EEWORLD Datasheet

Q16F3GXXB06E: DescriptionSingle Color LED, Blue, Diffused, PLASTIC PACKAGE-3; CategoryLED optoelectronic/LED photoelectric; File Size1MB，3 Pages; ManufacturerAPEM; Environmental Compliance

Download Datasheet Parametric View All

Q16F3GXXB06E Overview

Single Color LED, Blue, Diffused, PLASTIC PACKAGE-3

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	APEM
package instruction	PLASTIC PACKAGE-3
Reach Compliance Code	compliant
color	BLUE
Configuration	SINGLE
Lens type	DIFFUSED
Installation features	PANEL MOUNT
Number of functions	1
Number of terminals	2
Optoelectronic device types	SINGLE COLOR LED
total height	2 mm
method of packing	BULK
Maximum reverse voltage	5 V
shape	CYLINDRICAL
surface mount	NO

04681 Q-Series blue IFC.indd 13

13/12/07 15:15:34

[ufun learning] Practical Part 1: "PWM control of DC motor acceleration, deceleration, forward and reverse rotation": [i=s]This post was last edited by 1nnocet- on 2019-7-23 14:50[/i]《PWM Control of DC Motor Acceleration, Deceleration, Forward and Reverse Rotation》 Since I am quite busy recently, I will give a brief ...; 1nnocet- MCU

24G radar complete development solution: I would like to ask if anyone has developed a complete set of 24G radar. Please contact QQ[url=mailto:13380331958@163.com]3[/url]82755418. Thank you!...; qylin Automotive Electronics

How to implement hot swap of sd card: How to implement hot-swappable SD card using fat16 file system....; chap1 Embedded System

Amplitude stabilization circuit: We have not been able to come up with a circuit that can output a stable amplitude. Does anyone know how to do this? Please help....; princess. Electronics Design Contest

A comprehensive analysis of four high-speed storage interfaces. Who can beat SATA on the beach?: Reprinted from [url]http://ee.ofweek.com/2015-12/ART-8110-2809-29035734.html[/url] With faster data transmission speed, smaller space occupation and longer transmission distance, SATA interface succes...; 白丁 FPGA/CPLD

How to fix the problem of negative slack in timing constraints: I have already made the constraint in the sdc file create_clock -name {iclk_27M} -period 37.000 -waveform { 0.000 18.500 } [get_ports {iclk_27M}] but its slack is still negative. How can I solve this ...; 3008202060 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components