531FC688M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531FC688M000DG

531FC688M000DG: DescriptionLVDS Output Clock Oscillator, 688MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FC688M000DG Overview

LVDS Output Clock Oscillator, 688MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FC688M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	688 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AC-SSR application circuit c

Using ICL7107 digital voltmeter circuit diagram

KA2312 (toy) radio remote control transmission control and regulation circuit - typical application circuit

Electromechanical control one-way starting reverse braking control circuit

Phase locked loop broadcast band receiver.gif

Experts please come in, EVC problem: I now require my program to keep checking the power status and alarm when it reaches a certain amount of power. And when running other programs, this program will also keep monitoring and complete its...; zhanghuanlin250 Embedded System

Request a decompression password Hi3511 DMS V110R001C01B121_Release.rar 3511 SDK: Request a decompression password Hi3511 DMS V110R001C01B121_Release.rar 3511 SDK...; lmltmy Embedded System

STM8S207 reset circuit: Usually, in order to ensure the reliability of reset and prevent the program from running away, a watchdog chip such as MAX706 is added outside the CPU.The power-on reset and power-off reset functions...; ngy922 stm32/stm8

Newbie help: MSP430: Error initializing emulator: No USB FET was found: MSP430FR4133 LaunchPad Download and install ccs7.0 win7 64, I wrote a lighting program on the laptop, and an error occurred during debugging: MSP430: Error initializing emulator: No USB FET was found ...; qd0090 Microcontroller MCU

【Recommended】Component Packaging Diagram: [i=s]This post was last edited by paulhyde on 2014-9-15 09:14[/i] The content of the post about component package diagrams will not be forwarded in this forum. For details, please see [url=https://bbs...; open82977352 Electronics Design Contest

[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] Resource Overview: [i=s]This post was last edited by Changjianze1 on 2022-8-9 17:57[/i]Take a look at and compare ST's F4 chip, but the AT one is a value-for-money model, so its functions may be compromised.The biggest ...; 常见泽1 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components