531FC859M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531FC859M000DG

531FC859M000DG: DescriptionLVDS Output Clock Oscillator, 859MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FC859M000DG Overview

LVDS Output Clock Oscillator, 859MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FC859M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	859 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Several trigger circuits h using resistor-capacitor phase shifting

Relay accelerating pull-in circuit a

Electronic music dimming desk lamp circuit

NEC JC-1404HMN-1 type multi-frequency TTL and VGA large screen color display power supply circuit diagram

820e computer motherboard circuit diagram_78

Understand the role and use of capacitors in one article: Capacitors are the most common and commonly used devices in circuit design. They are one of the passive components. Active devices are simply devices that require energy (electricity) power, and devic...; btty038 Energy Infrastructure?

Switching Power Supply Interest Group's 7th Task: [i=s]This post was last edited by maychang on 2020-9-18 10:18[/i]　　Question 06:　　1. We know that the Buck circuit has two working states: continuous inductor current and discontinuous inductor current...; maychang Switching Power Supply Study Group

Wide range frequency measurement principle and circuit: It is required to be able to measure 0.1-10Mhz with an error of 0.5%. The low frequency uses the cycle measurement method, and the high frequency uses the frequency measurement method. The measurement...; ypwhy Test/Measurement

Should I use VHDL or VERILOG to learn CPLD?: At present, VHDL is generally used in undergraduate teaching in schools, and VERILOG is generally used in enterprises. VHDL has a relatively strict syntax and higher code efficiency. Larger systems ge...; wu_jin_liang FPGA/CPLD

TiLDA MK3 running MicroPython: This is the work of a foreign netizen. [img=500,312]https://badge.emfcamp.org/w/images/thumb/b/b4/TiLDA_MK3_front.jpg/500px-TiLDA_MK3_front.jpg[/img] [font=Tahoma, Helvetica, SimSun, sans-serif][url=h...; dcexpert MicroPython Open Source section

The first to support all open source smart home protocols running simultaneously - QPG7015M: As the core of the home IoT system, the gateway supports multiple applications, security protocols, and data through the central device it is located in. For example, IoT applications that support lig...; alan000345 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components