530AA224M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AA224M000DGR

530AA224M000DGR: DescriptionLVPECL Output Clock Oscillator, 224MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA224M000DGR Overview

LVPECL Output Clock Oscillator, 224MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA224M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	224 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

The voltmeter is connected to circuit b through a voltage transformer or commutation switch

Fast charging IC (MAX712/713) and its application circuit

Dynamic digital display circuit based on microcontroller

Active integrator circuit diagram with inverting buffer

Double voltage circuit diagram

Electric contact pressure gauge water pump circuit (1)

TI's DLP reference design circuit diagram: ...; dontium Analogue and Mixed Signal

Why does DS18B20 display the character I5? I just connected the circuit as shown below. . Why does DS18B20 display the character I5?: Why does DS18B20 display I5? I just connected the circuit as shown below. Why does DS18B20 display I5? Why does DS18B20 display I5? I just connected the circuit as shown below. Why does DS18B20 displa...; mm520520 MCU

[Help] Ask a question about watchdog!: To turn off the watchdog, MOV #WDTPW+WDTHOLD, &WDTCTLmeans to set the HOLD bit,right? Then I use bis #080H, &WDTCTL, is this OK?Also, what exactly is WDTPW?...; ahaoahao Microcontroller MCU

Beautiful pictures of Beijing Olympics: I think it's pretty good, so I'll post it for everyone to appreciate! :) :) :)...; xiaolong3188 Talking

During the STM32 hardware simulation debugging process, the system stops at a certain point and does not run further.: During the STM32 hardware simulation debugging process, after running a circle, I re-run WHILE(1), as shown in (1). Pressing F10 or F11 is ineffective and the program stops at WHILE(1) and does not mo...; 一沙一世 stm32/stm8

The USB synchronization connection of Ce6.0, Ce prompts that the connection is successful, and the PC side activesync prompts that it is connecting for a while, and then automatically disconnects.: I used the 2410BSP with the built-in simulator in 6.0 and ported it to my own platform, but the USB connection failed because the USB was customized for the serial function. The following data abort a...; linwj Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components