EEWORLDEEWORLDEEWORLD

Part Number

Search

530AA1366M00DG

Description
LVPECL Output Clock Oscillator, 1366MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AA1366M00DG Overview

LVPECL Output Clock Oscillator, 1366MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1366M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1366 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
LAN9500 interface circuit
LAN9500, LAN9500A, LAN9500i, LAM9500Ai, LAN9500-ABZJ, LAN9500-ABZJ-TR, LAN9500i-ABZJ, LAN9500i-ABZJ-TRLAN9500A-ABZJ, LAN9500A-ABZJ-TR, LAN9500Ai-ABZJ, LAN9500Ai-ABZJ-TR Hi-Speed USB 2.0 to 10/100 Ethe...
blogluo Industrial Control Electronics
Voice transmission solution based on BLE – BlueVoice [ST engineer sharing of practical articles]
[align=left][font=微软雅黑][size=3]The 2017 CES (International Consumer Electronics Show) has come to an end. From this exhibition, we can see that technology giants have laid out their plans for smart vo...
nmg ST - Low Power RF
Which BSP should I choose when creating an OS image based on the target board?
I would like to ask, when creating an operating system image based on a development board, there is a step to select a BSP from the "Available BSPs" list, there are EMULATOR:X86, INTEL PXA27X DEV PLAT...
lisyanddai Embedded System
Very urgent--Error in self-developed system--Failure in combining assembly and C--Abnormal exit
Help:The source files are test.asm and init.c. An error occurred when combiningSource files and compilation process:The program exited abnormally (it should have stayed there)....
sibi0 TI Technology Forum
Aladdin's Magic Lamp Team gathers together to invite you to witness the myth
Follow Sina Blog, @阿迪迪神灯小队[/align][align=left][url=http://blog.sina.com.cn/aladingteam][color=#0066cc]http://blog.sina.com.cn/aladingteam[/color][/url][/align][align=left][url=http://weibo.com/alading...
module1 LED Zone
Subwoofer circuit diagram and speaker design drawings
Subwoofer circuit diagram and speaker design drawingsSubwoofer circuit diagram and speaker design drawings...
fighting Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 532  1246  2825  1087  1619  11  26  57  22  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号