Freescale Semiconductor
Advance Information
Document Number:
MC33874
Rev. 9.0, 8/2008
Quad High Side Switch
(Quad 35mΩ)
The 33874 is one in a family of devices designed for low-voltage
automotive and industrial lighting and motor control applications. Its
four low R
DS(ON)
MOSFETs (four 35mΩ) can control the high sides of
four separate resistive or inductive loads.
Programming, control, and diagnostics are accomplished using a
16-bit SPI interface. Additionally, each output has its own parallel input
for pulse-width modulation (PWM) control if desired. The 33874 allows
the user to program via the SPI the fault current trip levels and duration
of acceptable lamp inrush or motor stall intervals. Such
programmability allows tight control of fault currents and can protect
wiring harnesses and circuit boards as well as loads.
The 33874 is packaged in a power-enhanced 12 x 12 nonleaded
Power QFN package with exposed tabs.
Features
• Quad 35mΩ high side switches (at 25°C)
• Operating voltage range of 6.0V to 27V with standby current <
5.0μA
• SPI control of over-current limit, over-current fault blanking time,
output OFF open load detection, output ON / OFF control,
watchdog timeout, slew rates, and fault status reporting
• SPI status reporting of over-current, open and shorted loads,
over-temperature, under-voltage and over-voltage shutdown,
fail-safe pin status, and program status
• Analog current feedback with selectable ratio
• Analog board temperature feedback
• Enhanced -16V reverse polarity V
PWR
protection
• Pb-free packaging designated by suffix code PNA
VDD
VDD
VPWR
VDD
33874
HIGH SIDE SWITCH
PNA SUFFIX (PB_FREE)
98ART10510D
24-PIN PQFN (12 x 12)
ORDERING INFORMATION
Device
MC33874BPNA/R2
Temperature
Range (T
A
)
- 40°C to 125°C
Package
24 PQFN
VPWR
33874
VDD
WAKE
SO
SCLK
CS
SI
MCU
I/O
I/O
I/O
I/O
I/O
I/O
A/D
GND A/D
SI
SCLK
CS
SO
RST
FS
IN0
IN1
IN2
IN3
CSNS
TEMP
FSI
GND
HS3
LOAD 3
HS2
LOAD 2
HS1
LOAD 1
VPWR
HS0
LOAD 0
Figure 1. 33874 Simplified Application Diagram
* This document contains certain information on a new product.
Specifications and information herein are subject to change without notice.
© Freescale Semiconductor, Inc., 2006-2008. All rights reserved.
INTERNAL BLOCK DIAGRAM
INTERNAL BLOCK DIAGRAM
VDD
VPWR
V
IC
I
UP
CS
SCLK
I
DWN
SO
SI
RST
WAKE
FS
IN0
IN1
IN2
IN3
SPI
3.0MHz
Internal
Regulator
Over/Under-voltage
Protection
V
IC
Selectable Slew
Rate Gate Drive
Selectable Over-current
High Detection
HS[0:3]: 55A or 40A
HS0
Logic
Selectable Over-
current Low Detection
Blanking Time
0.15ms–155ms
Open Load
Detection
Over-temperature
Detection
Selectable Over-
current Low Detection
HS[0:3]: 2.8A–10A
HS0
R
DWN
I
DWN
HS1
HS1
Programmable
Watchdog
279ms–2250ms
V
IC
HS2
HS2
FSI
HS3
HS3
TEMP
Temperature
Feedback
Selectable Output Current
Recopy (Analog MUX)
HS[0:3]: 1/7200 or 1/21400
GND
CSNS
Figure 2. 33874 Simplified Internal Block Diagram
33874
2
Analog Integrated Circuit Device Data
Freescale Semiconductor
PIN CONNECTIONS
PIN CONNECTIONS
Transparent Top View of Package
WAKE
TEMP
CSNS
1
24
14
GND
23
22
FSI
GND
HS2
Definition
The Current Sense pin sources a current proportional to the designated
HS0
:
HS3 output.
The IN0 : IN3 high side input pins are used to directly control HS0 : HS3 high
side output pins, respectively.
SCLK
VDD
RST
IN3
IN2
IN1
3
13 12 11 10
9
8
7
6
5
4
SO
GND
16
17
HS3
18
15
VPWR
19
HS1
20
NC
21
HS0
Figure 3. 33874 Pin Connections
Table 1. 33874 Pin Definitions
A functional description of each pin can be found in the Functional Pin Description section beginning on
page 15.
Pin
Number
1
2
3
5
6
4
7
8
9
10
11
12
13
Pin Name
CSNS
IN0
IN1
IN2
IN3
TEMP
FS
WAKE
RST
CS
SCLK
SI
VDD
Pin
Function
Output
Input
Formal Name
Output Current
Monitoring
Parallel Inputs
Output
Output
Input
Input
Input
Input
Input
Power
Temperature
Feedback
Fault Status
(Active Low)
Wake
Reset
Chip Select
(Active Low)
Serial Clock
Serial Input
Digital Drain Voltage
(Power)
This pin reports an analog value proportional to the temperature of the GND
flag (pins 14, 17, 23). It is used by the MCU to monitor board temperature.
This pin is an open drain configured output requiring an external pull-up
resistor to VDD for fault reporting.
This input pin controls the device mode and watchdog timeout feature if
enabled.
This input pin is used to initialize the device configuration and fault registers,
as well as place the device in a low-current Sleep Mode.
This input pin is connected to a chip select output of a master microcontroller
(MCU).
This input pin is connected to the MCU providing the required bit shift clock for
SPI communication.
This pin is a command data input pin connected to the SPI Serial Data Output
of the MCU or to the SO pin of the previous device of a daisy
-
chain of devices.
This pin is an external voltage input pin used to supply power to the SPI circuit.
IN0
2
CS
FS
SI
33874
Analog Integrated Circuit Device Data
Freescale Semiconductor
3
PIN CONNECTIONS
Table 1. 33874 Pin Definitions (continued)
A functional description of each pin can be found in the Functional Pin Description section beginning on
page 15.
Pin
Number
14, 17, 23
15
16
18
19
21
22
20
24
Pin Name
GND
VPWR
SO
HS3
HS1
HS0
HS2
NC
FSI
Pin
Function
Ground
Power
Output
Output
Formal Name
Ground
Definition
These pins are the ground for the logic and analog circuitry of the device.
Positive Power Supply This pin connects to the positive power supply and is the source of operational
power for the device.
Serial Output
High Side Outputs
This output pin is connected to the SPI Serial Data Input pin of the MCU or to
the SI pin of the next device of a daisy
-
chain of devices.
Protected 35mΩ high side power output pins to the load.
N/A
Input
No Connect
Fail-safe Input
This pin may not be connected.
The value of the resistance connected between this pin and ground
determines the state of the outputs after a watchdog timeout occurs.
33874
4
Analog Integrated Circuit Device Data
Freescale Semiconductor
ELECTRICAL CHARACTERISTICS
MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS
MAXIMUM RATINGS
Table 2. Maximum Ratings
All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or
permanent damage to the device.
Ratings
ELECTRICAL RATINGS
Operating Voltage Range
Steady-State
V
DD
Supply Voltage
Input / Output Voltage
(1)
SO Output
Voltage
(1)
WAKE Input Clamp Current
CSNS Input Clamp Current
HS [0:3] Voltage
Positive
Negative
Output Current
(2)
Output Clamp Energy
(3)
ESD Voltage
(4)
Human Body Model (HBM)
Charge Device Model (CDM)
Corner Pins (1, 13, 19, 21)
All Other Pins (2-12, 14-18, 20, 22-24)
THERMAL RATINGS
Operating Temperature
Ambient
Junction
Storage Temperature
Thermal Resistance
(5)
Junction to Case
Junction to Ambient
Peak Pin Reflow Temperature During Solder Mounting
(6)
R
θ
JC
R
θ
JA
T
SOLDER
<1.0
30
Note 6
T
A
T
J
T
STG
- 40 to 125
- 40 to 150
- 55 to 150
± 750
± 500
V
ESD
± 2000
I
HS[0:3]
E
CL [0:3]
V
DD
See note
(1)
Symbol
Value
Unit
V
PWR(SS)
-16 to 41
-0.3 to 5.5
- 0.3 to 7.0
- 0.3 to V
DD
+ 0.3
2.5
10
41
-16
11
85
V
V
V
V
mA
mA
V
V
SO
I
CL(WAKE)
I
CL(CSNS)
V
HS
A
mJ
V
°
C
°
C
°
C/ W
°
C
Notes
1. Exceeding voltage limits on IN[0:3],
RST
, FSI, CSNS, TEMP, SI, SO, SCLK,
CS
, or
FS
pins may cause a malfunction or permanent
damage to the device.
2. Continuous high side output current rating so long as maximum junction temperature is not exceeded. Calculation of maximum output
current using package thermal resistance is required.
3. Active clamp energy using single-pulse method (L = 2mH, R
L
= 0Ω, V
PWR
= 14V, T
J
= 150
°
C initial).
4.
5.
6.
ESD testing is performed in accordance with the Human Body Model (C
ZAP
= 100pF, R
ZAP
= 1500Ω), Charge Device Model (CDM),
Robotic (C
ZAP
= 4.0pF).
Device mounted on a 2s2p test board per JEDEC JESD51-2.
Freescale’s Package Reflow capability meets Sn-Pb-free requirements for JEDEC standard J-STD-020A. For Peak Package Reflow
Temperature and Moisture Sensitivity Levels (MSL),
Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e.
MC33xxxD enter 33xxx), and review parametrics.
33874
Analog Integrated Circuit Device Data
Freescale Semiconductor
5
京公网安备 11010802033920号
EEWORLD
