EEWORLDEEWORLDEEWORLD

Part Number

Search

HC49-4H/554DF36.0MHZ

Description
Parallel - Fundamental Quartz Crystal, 36MHz Nom,
CategoryPassive components    Crystal/resonator   
File Size47KB,1 Pages
ManufacturerGolledge Electronics
Websitehttp://www.golledge.com/
Environmental Compliance  
Download Datasheet Parametric View All

HC49-4H/554DF36.0MHZ Overview

Parallel - Fundamental Quartz Crystal, 36MHz Nom,

HC49-4H/554DF36.0MHZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGolledge Electronics
Reach Compliance Codecompliant
Other featuresTAPE AND REEL
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.005%
frequency tolerance50 ppm
load capacitance16 pF
Manufacturer's serial numberHC49-4H
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency36 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL11.05XB4.65XH3.5 (mm)/L0.435XB0.183XH0.138 (inch)
Series resistance50 Ω
surface mountNO
Low Profile Crystal
HC49-4H & HC49-3H
Specifications
HC49-4H: 3.5mm maximum height
HC49-3H: 2.5mm maximum height
Parameters
Package:
2.50
(max)
0.43Ø
12.00
(min)
12.00
(min)
Product
HC49-4H
HC49-3H
Option
Code
HC49-4H
HC49-3H
3.50*
(max)
0.43Ø
Frequency range:
1.0MHz
3.2768 ~ 90.0MHz
3.579 ~ 90.0MHz
Calibration tolerance:
±20ppm
±30ppm
±50ppm
Other values (±10ppm ~ ±100ppm)
±30ppm
±50ppm
±100ppm
Other values (±10ppm ~ ±100ppm)
2
3
5
specify
3
5
C
specify
1
2
3
4
specify
B
D
E
F
J
specify
F
3
4.88
4.65
11.05
4.88
4.65
11.05
Temperature stability:
HC49-4H
*1.0MHz HC49-4H height is 4.00 (max)
HC49-3H
Scale 1:1
Features
«
«
«
«
Industry standard HC49 footprint
Fundamental mode available up to 50.0MHz
Comprehensive stock of standard frequencies
Low profile for close board stacking
Operating temperature range:
-10 to +60°C
-20 to +70°C
-30 to +80°C
-40 to +85°C
Other values
Circuit condition:
12pF
16pF
18pF
20pF
30pF
Other values
Fundamental
3rd overtone
Oscillation mode:
Equivalent series resistance (max):
3000 (1.0MHz)
200 (>3.2 ~ 3.5MHz)
150 (>3.5 ~ 4.0MHz)
120 (>4.0 ~ 4.4MHz)
100 (>4.4 ~ 7.0MHz)
70 (>7.0 ~ 10.0MHz)
50 (>10.0 ~ 50.0MHz, fund)
100 (>25.0 ~ 90.0MHz, 3rd OT)
Static capacitance (C
0
):
Ageing:
7pF max
±3ppm max first year
100µW
Test drive level:
Standard.
Optional - Please specify required code(s) when ordering
Ordering Information
Product name + frequency + specification code
eg:
HC49-4H/351DF 18.4320MHz
30/50/10/16-F
HC49-3H/232S3 48.0MHz
20/30/20/S-3
Insulating washers and mounting clips available. See our website
for details.
Available on T&R - 1k pcs per reel.
Centre ground lead available on request.
Refer to our website for T&R and soldering details.
IMPORTANT: Not normally available in small quantities of
non-standard frequencies. Please check with us before ordering.
Tel:
+44 1460 256 100
03 Oct 2011
Fax:
+44 1460 256 101
E-mail:
sales@golledge.com
Web:
www.golledge.com
MEMS Technology Overview
MEMS Technology Overview...
lorant FPGA/CPLD
Workplace life insights
[align=left]Whether you are successful in your career is not the most important thing. The key is to do the right thing with the right attitude and do it well. Perhaps my classic workplace life experi...
绿茶 Talking about work
Learning Analog + ADC Nonlinearity
[i=s]This post was last edited by dontium on 2015-1-23 11:42[/i] I used an ADC built into an MCU a few days ago, which is nominally a 16-bit SAR ADC. I encountered many problems during use. The techni...
azhiking Analogue and Mixed Signal
Renesas China Forum
On the morning of December 2, Aniu went to the Wanda Sofitel Hotel in Beijing to attend the Renesas China Forum. In the afternoon, he attended the Renesas Electronics V850ES/JX3-L Learning Kit Experie...
jameswangsynnex Test/Measurement
Ask a question about Cadence transient simulation
The circuit is written in Verilog A, which is an ideal 14-bit ADC connected to an ideal 14-bit DAC. The clk frequency is 50MHz, and the input sin source frequency is 8.337402MHz. The simulation time i...
eeleader-mcu FPGA/CPLD
The wireless module program has been tested successfully
The program of the wireless module we made has been debugged successfully. Just change the pins as needed....
Fenhaci RF/Wirelessly

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2415  2866  224  2543  2129  49  58  5  52  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号