K4H560438J
K4H560838J
K4H561638J
DDR SDRAM
256Mb J-die DDR SDRAM Specification
60 FBGA with Pb-Free and Halogen-Free
(RoHS compliant)
INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS,
AND IS SUBJECT TO CHANGE WITHOUT NOTICE.
NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,
EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,
TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL
INFORMATION IN THIS DOCUMENT IS PROVIDED
ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.
1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar
applications where Product failure could result in loss of life or personal or physical harm, or any military or
defense application, or any governmental procurement to which special terms or provisions may apply.
* Samsung Electronics reserves the right to change products or specification without notice.
1 of 24
Rev. 1.0 September 2007
K4H560438J
K4H560838J
K4H561638J
DDR SDRAM
Table of Contents
1.0 Key Features ...............................................................................................................................4
2.0 Ordering Information ..................................................................................................................4
3.0 Operating Frequencies ...............................................................................................................4
4.0 Ball Description (Bottom View) .................................................................................................5
5.0 Package Physical Dimension ....................................................................................................6
6.0 Block Diagram (16Mb x 4 / 8Mb x 8 / 4Mb x 16 I/O x4 Banks) .................................................7
7.0 Input/Output Function Description ...........................................................................................8
8.0 Command Truth Table ................................................................................................................9
9.0 General Description ..................................................................................................................10
10.0 Absolute Maximum Rating .....................................................................................................10
11.0
12.0
13.0
14.0
15.0
16.0
17.0
18.0
19.0
20.0
21.0
DC Operating Conditions .......................................................................................................10
DDR SDRAM IDD Spec Items & Test Conditions .................................................................11
Input/Output Capacitance ......................................................................................................11
Detailed test condition for DDR SDRAM IDD1 & IDD7A ......................................................12
DDR SDRAM IDD spec table ..................................................................................................13
AC Operating Conditions .......................................................................................................14
AC Overshoot/Undershoot specification for Address and Control Pins ...........................14
Overshoot/Undershoot specification for Data, Strobe and Mask Pins ..............................15
AC Timming Parameters & Specifications ...........................................................................16
System Characteristics for DDR SDRAM .............................................................................17
Component Notes ...................................................................................................................18
22.0 System Notes ..........................................................................................................................20
23.0 IBIS : I/V Characteristics for Input and Output Buffers ........................................................21
2 of 24
Rev. 1.0 September 2007
K4H560438J
K4H560838J
K4H561638J
DDR SDRAM
Month
Year
2007
- Release revision 1.0 SPEC
History
Revision History
Revision
1.0
September
3 of 24
Rev. 1.0 September 2007
K4H560438J
K4H560838J
K4H561638J
1.0 Key Features
• VDD : 2.5V ± 0.2V, VDDQ : 2.5V ± 0.2V for DDR333
• VDD : 2.6V ± 0.1V, VDDQ : 2.6V ± 0.1V for DDR400
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe [DQS] (x4,x8) & [L(U)DQS] (x16)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
-. Read latency : DDR333(2.5 Clock), DDR400(3 Clock)
-. Burst length (2, 4, 8)
-. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM for write masking only (x16)
• DM for write masking only (x4, x8)
• Auto & Self refresh
• 7.8us refresh interval(8K/64ms refresh)
• Maximum burst refresh cycle : 8
• 60Ball FBGA
Pb-Free and Halogen-Free
package
•
RoHS compliant
DDR SDRAM
2.0 Ordering Information
Part No.
K4H560438J-HC/LCC
K4H560438J-HC/LB3
K4H560838J-HC/LCC
K4H560838J-HC/LB3
K4H561638J-HC/LCC
K4H561638J-HC/LB3
Org.
64M x 4
32M x 8
16M x 16
Max Freq.
CC(DDR400@CL=3)
B3(DDR333@CL=2.5)
CC(DDR400@CL=3)
B3(DDR333@CL=2.5)
CC(DDR400@CL=3)
B3(DDR333@CL=2.5)
Interface
SSTL2
SSTL2
SSTL2
Package
60ball FBGA
Pb-Free & Halogen-Free
60ball FBGA
Pb-Free & Halogen-Free
60ball FBGA
Pb-Free & Halogen-Free
Note
1
1
1
Note
1. "-B3"(DDR333, CL=2.5) can support "-B0"(DDR266, CL=2.5)/ "-A2"(DDR266, CL=2).
3.0 Operating Frequencies
CC(DDR400@CL=3)
Speed @CL2
Speed @CL2.5
Speed @CL3
CL-tRCD-tRP
-
166MHz
200MHz
3-3-3
B3(DDR333@CL=2.5)
133MHz
166MHz
-
2.5-3-3
A2(DDR266@CL=2.0)
133MHz
133MHz
-
2-3-3
B0(DDR266@CL=2.5)
100MHz
133MHz
-
2.5-3-3
4 of 24
Rev. 1.0 September 2007
K4H560438J
K4H560838J
K4H561638J
4.0 Ball Description (Bottom
View)
64M x 4
1
2
3
7
8
9
VSSQ
NC
VSS
A
VDD
NC
VDDQ
NC
VDDQ
DQ3
B
DQ0
VSSQ
NC
NC
VSSQ
NC
C
NC
VDDQ
NC
NC
VDDQ
DQ2
D
DQ1
VSSQ
NC
NC
VSSQ
DQS
E
NC
VDDQ
NC
VREF
VSS
DM
F
NC
VDD
NC
CK
CK
G
WE
CAS
A12
CKE
H
RAS
CS
A11
A9
J
BA1
BA0
A8
A7
K
A0
A10/AP
DDR SDRAM
A6
A5
L
A2
A1
A4
VSS
M
VDD
A3
32M x 8
1
2
3
7
8
9
VSSQ
DQ7
VSS
A
VDD
DQ0
VDDQ
NC
VDDQ
DQ6
B
DQ1
VSSQ
NC
NC
VSSQ
DQ5
C
DQ2
VDDQ
NC
NC
VDDQ
DQ4
D
DQ3
VSSQ
NC
NC
VSSQ
DQS
E
NC
VDDQ
NC
VREF
VSS
DM
F
NC
VDD
NC
CK
CK
G
WE
CAS
A12
CKE
H
RAS
CS
A11
A9
J
BA1
BA0
A8
A7
K
A0
A10/AP
A6
A5
L
A2
A1
A4
VSS
M
VDD
A3
16M x 16
1
2
3
7
8
9
VSSQ
DQ15
VSS
A
VDD
DQ0
VDDQ
DQ14
VDDQ
DQ13
B
DQ2
VSSQ
DQ1
DQ12
VSSQ
DQ11
C
DQ4
VDDQ
DQ3
DQ10
VDDQ
DQ9
D
DQ6
VSSQ
DQ5
DQ8
VSSQ
UDQS
E
LDQS
VDDQ
DQ7
VREF
VSS
UDM
F
LDM
VDD
NC
CK
CK
G
WE
CAS
A12
CKE
H
RAS
CS
A11
A9
J
BA1
BA0
A8
A7
K
A0
A10/AP
A6
A5
L
A2
A1
A4
VSS
M
VDD
A3
Organization
64Mx4
32Mx8
16Mx16
Row Address
A0~A12
A0~A12
A0~A12
Column Address
A0-A9, A11
A0-A9
A0-A8
DM is internally loaded to match DQ and DQS identically.
Row & Column address configuration
5 of 24
Rev. 1.0 September 2007