EEWORLDEEWORLDEEWORLD

Part Number

Search

JANS1N6324US

Description
Zener Diode, 10V V(Z), 5%, 0.5W, Silicon, Unidirectional,
CategoryDiscrete semiconductor    diode   
File Size209KB,2 Pages
ManufacturerBkc Semiconductors Inc.
Download Datasheet Parametric View All

JANS1N6324US Online Shopping

Suppliers Part Number Price MOQ In stock  
JANS1N6324US - - View Buy Now

JANS1N6324US Overview

Zener Diode, 10V V(Z), 5%, 0.5W, Silicon, Unidirectional,

JANS1N6324US Parametric

Parameter NameAttribute value
MakerBkc Semiconductors Inc.
package instructionO-MELF-R2
Reach Compliance Codeunknown
Shell connectionISOLATED
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeZENER DIODE
JESD-30 codeO-MELF-R2
Number of components1
Number of terminals2
Package body materialMETAL
Package shapeROUND
Package formLONG FORM
polarityUNIDIRECTIONAL
Maximum power dissipation0.5 W
Certification statusNot Qualified
GuidelineMIL-19500/533
Nominal reference voltage10 V
surface mountYES
technologyZENER
Terminal formWRAP AROUND
Terminal locationEND
Maximum voltage tolerance5%
Working test current20 mA
SPCE061A Materials
Very practical. Lingyang 16-bit MCU textbook...
wanghaixing Analog electronics
LM Flash Programmer Error when downloading program via serial port
I want to use LM Flash Programmer to download programs to LM3S1811 through the serial port, but now the following error keeps appearing. Is it because of my settings or other problems? Is there someth...
iceman5823 Microcontroller MCU
TI's new low-cost PCI Express x1 physical layer device XIO1100 enters volume production
Texas Instruments (TI) has announced that the new PCI Express x1 physical layer ( PHY ) device XIO1100 will be put into full production. XIO1100 can well meet the market demand for low-cost PCIe endpo...
amethyst Automotive Electronics
ADUCM360 ADUCM361 Minimum System Board Design Files
I recently drew a minimum system board for ADUCM36X, and I share the files here for those who need it. Schematic diagramPCB diagramSoldered physical diagramSchematic diagram of the connection through ...
littleshrimp ADI Reference Circuit
Received the prize from EEWORLD, thank you admin
I am very excited and wish EEWORLD further progress! :victory:...
jxb01033016 Talking
(LATTICE's CPLD device) How to constrain the internal frequency division signal to the global network?
The main clock used inside the CPLD is an asynchronous frequency-divided clock of the global clock pin input clock. How to constrain this clock to the global clock network, or how to call the BUFG pri...
danielzhoufeng FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1824  1354  964  2320  2882  37  28  20  47  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号