EEWORLDEEWORLDEEWORLD

Part Number

Search

WMS512K8-35FEMA

Description
512K X 8 STANDARD SRAM, 20 ns, CDFP36
Categorystorage   
File Size118KB,10 Pages
ManufacturerETC
Download Datasheet Parametric View All

WMS512K8-35FEMA Overview

512K X 8 STANDARD SRAM, 20 ns, CDFP36

WMS512K8-35FEMA Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals36
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage5.5 V
Minimum supply/operating voltage4.5 V
Rated supply voltage5 V
maximum access time20 ns
Processing package descriptionCERAMIC, DFP-36
stateACTIVE
CraftsmanshipCMOS
packaging shapeRECTANGULAR
Package SizeFLATPACK
surface mountYes
Terminal formFLAT
terminal coatingGOLD
Terminal locationDUAL
Packaging MaterialsCERAMIC, METAL-SEALED COFIRED
Temperature levelINDUSTRIAL
memory width8
organize512K X 8
storage density4.19E6 deg
operating modeASYNCHRONOUS
Number of digits524288 words
Number of digits512K
Memory IC typeSTANDARD SRAM
serial parallelPARALLEL
WMS512K8-XXX
HI-RELIABILITY PRODUCT
512Kx8 MONOLITHIC SRAM, SMD 5962-95613
FEATURES
s
Access Times 15, 17, 20, 25, 35, 45, 55ns
s
MIL-STD-883 Compliant Devices Available
s
Revolutionary, Center Power/Ground Pinout
JEDEC Approved
• 36 lead Ceramic SOJ (Package 100)
• 36 lead Ceramic Flat Pack (Package 226)
s
Evolutionary, Corner Power/Ground Pinout
JEDEC Approved
• 32 pin Ceramic DIP (Package 300)
• 32 lead Ceramic SOJ (Package 101)
• 32 lead Ceramic Flat Pack (Package 220)
• 32 lead Ceramic Flat Pack (Package 142)
s
32 pin, Rectangular Ceramic Leadless Chip Carrier
(Package 601)
s
Commercial, Industrial and Military Temperature Range
s
5 Volt Power Supply
s
Low Power CMOS
s
Low Power Data Retention for Battery Back-up Operation
s
TTL Compatible Inputs and Outputs
REVOLUTIONARY PINOUT
36 FLAT PACK
36 CSOJ
EVOLUTIONARY PINOUT
32 DIP
32 CSOJ (DE)
32 FLAT PACK (FE)*
32 FLAT PACK (FD)
32 CLCC
TOP VIEW
A0
A1
A2
A3
A4
CS
I/O0
I/O1
V
CC
GND
I/O2
I/O3
WE
A5
A6
A7
A8
A9
TOP VIEW
A12
NC
A18
A17
A16
A15
OE
I/O7
I/O6
GND
V
CC
I/O5
I/O4
A14
A13
A12
A11
A10
NC
TOP VIEW
A14
A16
A18
A15
V
CC
A15
A17
WE
A13
A8
A9
A11
OE
A10
CS
I/O7
I/O6
I/O5
I/O4
I/O3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
A18
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
4 3 2 1 32 31 30
A7
A6
A5
A4
A3
A2
A1
A0
I/O
0
5
29
6
28
7
27
8
26
9
25
10
24
11
23
12
22
13
21
14 15 16 17 18 19 20
I/O1
I/O2
V
SS
I/O3
I/O4
I/O5
I/O6
A17
V
CC
WE
A13
A8
A9
A11
OE
A10
CS
I/O7
PIN DESCRIPTION
A
0-18
I/O
0-7
CS
OE
WE
V
CC
GND
Address Inputs
Data Input/Output
Chip Select
Output Enable
Write Enable
+5.0V Power
Ground
*Package not recommended for new designs, "FD" recommended for new designs.
October 2000 Rev. 4
1
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
12864 program written with keil software, please share it with the master
12864 program written with keil software, please share it with the master...
usherjmp Microcontroller MCU
Follow these eight design rules to help you reduce parasitic signals in RF circuits
[b][b][size=14px]Rule 1: Ground vias should be located at the ground reference layer switch [/size][/b][/b][align=left]All currents flowing through the routed lines have equal return currents. There a...
maylove Analogue and Mixed Signal
Call denis22380978
Calling denis22380978, hoping he can show up, I have an urgent question and want to consult denis22380978....
wking1986 FPGA/CPLD
Request ADC routine
I'm trying to learn the on-chip ADC10 on launchpad, but I haven't figured it out yet. If you have made it, please share the program. Thanks!!!...
zonechou Microcontroller MCU
[100 points help] Computer Organization Principles Course Design
Hello everyone. I am a junior this year, doing Java development. I don't know anything about assembly and microcontrollers. Unfortunately, the teacher is a very strict person. I have to check the cour...
feigou Embedded System
FPGA-based 64QAM constellation problem
[font=Verdana, Helvetica, Arial, sans-serif]Please help me! [/font] [font=Verdana, Helvetica, Arial, sans-serif]My topic is 64QAM modulation based on FPGA, and the language is Verilog HDL. However, th...
ybb6825291 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1905  1049  2643  2364  1138  39  22  54  48  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号