EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LP2985AIBP-4.0

Description
4V FIXED POSITIVE LDO REGULATOR, 0.575V DROPOUT, PBGA5, MICRO, SMD-5
CategoryPower/power management    The power supply circuit   
File Size1MB,33 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric

LP2985AIBP-4.0 Overview

4V FIXED POSITIVE LDO REGULATOR, 0.575V DROPOUT, PBGA5, MICRO, SMD-5

LP2985AIBP-4.0 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerTexas Instruments
Parts packaging codeBGA
package instructionVFBGA, BGA5,3X3,17/10
Contacts5
Reach Compliance Codecompliant
ECCN codeEAR99
AdjustabilityFIXED
Maximum drop-back voltage 10.575 V
Nominal dropback voltage 10.28 V
Maximum absolute input voltage16 V
Maximum input voltage16 V
Minimum input voltage5 V
JESD-30 codeR-PBGA-B5
JESD-609 codee0
length1.107 mm
Maximum grid adjustment rate0.0141%
Humidity sensitivity level1
Number of functions1
Output times1
Number of terminals5
Working temperatureTJ-Max125 °C
Working temperature TJ-Min-40 °C
Maximum output current 10.15 A
Maximum output voltage 14.14 V
Minimum output voltage 13.86 V
Nominal output voltage 14 V
Package body materialPLASTIC/EPOXY
encapsulated codeVFBGA
Encapsulate equivalent codeBGA5,3X3,17/10
Package shapeRECTANGULAR
Package formGRID ARRAY, VERY THIN PROFILE, FINE PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height0.9 mm
surface mountYES
technologyBIPOLAR
Terminal surfaceTin/Lead (Sn63Pb37)
Terminal formBALL
Terminal pitch0.5 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
Maximum voltage tolerance3.5%
width0.93 mm
2440 development board + 7-inch LCD, the touch screen cannot be calibrated.
I just searched online and found that many netizens have encountered the same problem, which is mainly manifested as "when the touch screen is pressed and held, the area under the pen has a box that k...
hxje_12 Embedded System
How to achieve signal delay (rising edge is synchronous, but falling edge is delayed by several clocks)?
解决方法:PROC_ADJ_VSYNCS: process (CLK_IN,CLK)--可实现信号线延时variable VAR_VSYNC_CNT: std_logic_vector(3 downto 0):= "0000";constant CONST_VSYNC_CNT_MAX: std_logic_vector(3 downto 0):= "1100";beginif CLK_IN='1'...
eeleader FPGA/CPLD
A temperature tester based on FM20L08
[b]1 Introduction[/b] High temperature tester is mainly used for temperature tracking measurement and data acquisition during heating process. Through systematic analysis of test data, the temperature...
Test/Measurement
A cross-compilation problem [help]
/opt/mv_pro_4.0/montavista/pro/devkit/arm/v5t_le/bin/../lib/gcc/armv5tl-montavista-linuxeabi/3.4.3/../../../../armv5tl-montavista-linuxeabi/bin/ld: skipping incompatible /lib /libpthread.so.0 when sea...
821165254 ARM Technology
Extensive use of logic results in inability to communicate at high speed
Please ask the experts:The EP3C55 I use uses TTL to LVDS for external interface and TTL for internal output The external clock rate is 160M. I originally had several FPGA programs in different modes, ...
chenbinwy FPGA/CPLD
New Year, New Plans, for those of us who will eventually grow old
Another new year has come. I have worked diligently as an electronic engineer for another year. I have been in this industry for 12 years. Since the era when 8051 dominated the world, I have been deve...
skywalker_lee Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2586  1673  186  1993  2511  53  34  4  41  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号