EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-104042500RLF

Description
Board Stacking Connector, 4 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size118KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance  
Download Datasheet Parametric View All

54122-104042500RLF Overview

Board Stacking Connector, 4 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

54122-104042500RLF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
Other featuresUNSHROUDED
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL
Contact completed and terminatedMATTE TIN (79) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number54122
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts4
UL Flammability Code94V-0
PDM: Rev:H
STATUS:
Released
Printed: Jun 04, 2008
.
Schematic diagram of full-band FM radio
A netizen's full-band FM radio schematic diagram. The circuit is relatively simple, using a frequency synthesis high-frequency head and electronic volume control. It is for your reference. [[i] This p...
RF研究 RF/Wirelessly
[ESP32 Learning_1] The first ESP32-S3 example - hello_world
[i=s]This post was last edited by mars4zhu on 2022-7-16 20:00[/i]The first ESP32-S3 example - hello_worldCompile and runFollowing the step-by-step instructions in the document, execute the following c...
mars4zhu DigiKey Technology Zone
[Xiao Meige FPGA Advanced Tutorial] Chapter 11 Four-channel Amplitude-Frequency-Phase Adjustable DDS Signal Generator
[align=center][color=#000][size=15px][b][size=6]XI. Four-channel DDS signal generator with adjustable amplitude, frequency and phase[/size][/b][/size][/color][/align] [align=center][color=#000][size=1...
芯航线跑堂 FPGA/CPLD
What to do after wince starts and initializes FLASH?
Please tell me, when wince starts, what operations are performed after initializing FLASH? How can I know whether FLASH initialization is successful? Thank you...
xfzhaoyong Embedded System
Xi'an Datang Telecom FPGA/CPLD Design Experience Sharing
Let's learn together and make progress together. . . . [[i] This post was last edited by Heshixifengbeihuashan on 2010-11-22 10:56 [/i]]...
何事西风悲画扇 FPGA/CPLD
EMIF SDRAM Addressing
[size=5][color=#0000ff]EMIF_SDRAM I wrote a question about it before. Now I want to ask how the address of SDRAM is obtained. I know that SDRAM is divided into row address and column address. But I do...
YXQWXN DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2020  1368  1761  2440  2830  41  28  36  50  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号