EEWORLDEEWORLDEEWORLD

Part Number

Search

531AB1027M00BG

Description
LVPECL Output Clock Oscillator, 1027MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AB1027M00BG Overview

LVPECL Output Clock Oscillator, 1027MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB1027M00BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1027 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
EEWORLD University Hall--Discussion on Industry Isolation Standards and AMC1301 Enhanced Isolation Amplifier
Discussion on industry isolation standards and AMC1301 reinforced isolation amplifier : https://training.eeworld.com.cn/course/3869...
phantom7 Analog electronics
Disable Nagle algorithm
Version: lwip 1.3.2Mode: No OS; RAW_APIApplication: 1 PC104 (Server) + 40 LM3S9B92 (clients)Problem: Unstable network speed, the fastest is 3Mbit/s, the slowest is 50Kbit/s (increasing the send buffer...
afeimeng Microcontroller MCU
Comprehensive Description of the 2400 Series Low Voltage SourceMeter Product Line
This article describes Keithley's 2400 series low voltage digital source meter product line from the aspects of noise suppression, load impedance, common mode voltage, memory buffer, etc. Share with y...
Jack_ma Test/Measurement
Shadow System
Reselling:pleased:...
yangxf1217 Download Centre
What is the principle of op amp positive feedback plus diode clamping the op amp output?
As shown in the figure,1. A diode D2 is added to the positive feedback of the op amp U1A, and the voltage of the voltage source V1 is adjusted so that the voltage of U1A's pin 3 exceeds the voltage of...
平漂流 Analog electronics
【Short-term weather forecast system】Basic design and implementation of outdoor device
[i=s]This post was last edited by ljj3166 on 2021-6-6 17:50[/i]Weekend, a post Let’s take a look at the design of the outdoor end device Basic hardware framework, soul paintingI took a look at it, and...
ljj3166 Energy Infrastructure?

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 193  312  486  2836  2501  4  7  10  58  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号