345R-XXT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 345R-XXT

345R-XXT: DescriptionClock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20; CategoryThe embedded processor and controller Microcontrollers and processors; File Size221KB，9 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric Compare View All

345R-XXT Overview

Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20

345R-XXT Parametric

Parameter Name	Attribute value
Maker	IDT (Integrated Device Technology)
Parts packaging code	SSOP
package instruction	0.150 INCH, SSOP-20
Contacts	20
Reach Compliance Code	unknown
ECCN code	EAR99
JESD-30 code	R-PDSO-G20
JESD-609 code	e0
length	8.65 mm
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Maximum output clock frequency	200 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
Master clock/crystal nominal frequency	50 MHz
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage	3.45 V
Minimum supply voltage	3.15 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL
width	3.9 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

Preview

Download Datasheet

View All

DATASHEET

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER

ICS345

Description

The ICS345 field programmable clock synthesizer

generates up to nine high-quality, high-frequency clock

outputs including multiple reference clocks from a

low-frequency crystal or clock input. It is designed to

replace crystals and crystal oscillators in most electronic

systems.

Using IDT’s VersaClock

software to configure PLLs and

outputs, the ICS345 contains a One-Time Programmable

(OTP) ROM to allow field programmability. Programming

features include eight selectable configuration registers, up

to two sets of four low-skew outputs, and optional Spread

Spectrum outputs.

Using Phase-Locked Loop (PLL) techniques, the device

runs from a standard fundamental mode, inexpensive

crystal, or clock. It can replace multiple crystals and

oscillators, saving board space and cost.

The ICS345 is also available in factory programmed custom

versions for high-volume applications.

Features

•

Packaged as 20-pin SSOP (QSOP)

Spread spectrum capability

Eight addressable registers

Replaces multiple crystals and oscillators

Output frequencies up to 200 MHz at 3.3 V

Input crystal frequency of 5 to 27 MHz

Input clock frequency of 2 to 50 MHz

Up to nine reference outputs

Up to two sets of four low-skew outputs

Operating voltages of 3.3 V

Advanced, low-power CMOS process

For one output clock, use the ICS341. For two output

clocks, see the ICS342. For three output clocks, see the

ICS343. For more than three outputs, see the ICS345 or

ICS348.

Available in Pb (lead) free packaging

•

NOTE: EOL for non-green parts to occur on

5/13/10 per PDN U-09-01

Block Diagram

VDD

S 2:S 0

OTP

ROM

w ith

P LL

V alues

P LL1 with

S pread

S pectrum

D ivide

Logic

and

O utput

E nable

C ontrol

C LK 1

C LK 2

C LK 3

P LL2

C LK 4

C LK 5

C LK 6

C LK 7

C LK 8

C rystal or

clock input

X 1/IC LK

C rystal

O scillator

P LL3

C LK 9

E xternal capacitors are

required w ith a crystal input.

GND

PD TS

IDT™ / ICS™

TRIPLE PLL FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER 1

ICS345

REV L 092109

345R-XXT Related Products

	345R-XXT	345RI-XXT	345RI-XX	345R-XX	345RIPT	345RP	345RPT	345RIP
Description	Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20	Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20	Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20	Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20	Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20	Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20	Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20	Clock Generator, 200MHz, CMOS, PDSO20, 0.150 INCH, SSOP-20
Parts packaging code	SSOP	SSOP	SSOP	SSOP	SSOP	SSOP	SSOP	SSOP
package instruction	0.150 INCH, SSOP-20	0.150 INCH, SSOP-20	0.150 INCH, SSOP-20	0.150 INCH, SSOP-20	SSOP, SSOP20,.25	SSOP, SSOP20,.25	SSOP, SSOP20,.25	SSOP, SSOP20,.25
Contacts	20	20	20	20	20	20	20	20
Reach Compliance Code	unknown	unknown	unknown	unknown	not_compliant	not_compliant	not_compliant	not_compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
JESD-30 code	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0
length	8.65 mm	8.65 mm	8.65 mm	8.65 mm	8.65 mm	8.65 mm	8.65 mm	8.65 mm
Number of terminals	20	20	20	20	20	20	20	20
Maximum operating temperature	70 °C	85 °C	85 °C	70 °C	85 °C	70 °C	70 °C	85 °C
Maximum output clock frequency	200 MHz	200 MHz	200 MHz	200 MHz	200 MHz	200 MHz	200 MHz	200 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	SSOP	SSOP	SSOP	SSOP	SSOP	SSOP	SSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH
Master clock/crystal nominal frequency	50 MHz	50 MHz	50 MHz	50 MHz	50 MHz	50 MHz	50 MHz	50 MHz
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.75 mm	1.75 mm	1.75 mm	1.75 mm	1.75 mm	1.75 mm	1.75 mm	1.75 mm
Maximum supply voltage	3.45 V	3.45 V	3.45 V	3.45 V	3.45 V	3.45 V	3.45 V	3.45 V
Minimum supply voltage	3.15 V	3.15 V	3.15 V	3.15 V	3.15 V	3.15 V	3.15 V	3.15 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	TIN LEAD	TIN LEAD	TIN LEAD	TIN LEAD	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.635 mm	0.635 mm	0.635 mm	0.635 mm	0.635 mm	0.635 mm	0.635 mm	0.635 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	3.9 mm	3.9 mm	3.9 mm	3.9 mm	3.9 mm	3.9 mm	3.9 mm	3.9 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER
Maker	IDT (Integrated Device Technology)	-	-	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)

Recommended Resources

LED constant current source circuit diagram using LM317

U-band 4 data signal wireless transmission circuit (PT2262)

Combination resistance soil thermometer circuit

STK0070II audio IC circuit diagram

Injector and tracker.gif

Remote Cordless Telephone Circuit Diagram

Could you please tell me how the control principle of this switching power supply output circuit is implemented?: This is a switching power supply with an output of 28V, 3A. CZ5 supplies the motor. The high and low levels of K2 control the output of CZ5. I would like to ask how this control is achieved. Thank you...; 蜗牛也是牛 Power technology

【Help】About the interruption problem: At first I used the version 1+. The interrupt wasinterrupt[UART1RX_VECTOR] void usart1_rx (void) and I could call the interrupt.Later I changed to a higher version. The interrupt was#pragma vector=UAR...; weimingqiang Microcontroller MCU

Analog Devices introduces AD9528 JESD204B clock and SYSREF generator: Beijing, China - Analog Devices, Inc. (NASDAQ: ADI) recently announced the launch of the AD9528 JESD204B clock and SYSREF generator to meet the clock requirements of long-term evolution (LTE) and mult...; nmg ADI Reference Circuit

Why can't the data be cached?: #include "stc12le5a60s2.h" //Common cathode digital tube segment code table unsigned char code DispCode[]={0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x6F, // 0 1 2 3 4 5 6 7 8 9 0x77,0x7C,0x39,0x5E...; wertyui 51mcu

EBOOT Problems: In EBOOT in startup.s VirtualStart mov sp, #0x80000000 add sp, sp, #0x30000 ; arbitrary initial super-page stack pointer ldr r0, =0x91600014; turn on LED 1100 mov r1, #0x60 str r1, [r0] [color=#FF0000...; aqiraby Embedded System

Personal understanding of ADC self-calibration 2--By the way, personal understanding of continuous conversion mode: A few days ago, I posted a post called: [url=https://bbs.eeworld.com.cn/thread-475652-1-1.html] My personal understanding of STM32 ADC self-calibration[/url]. The article basically said that before se...; blablab stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components