530AA358M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AA358M000DGR

530AA358M000DGR: DescriptionLVPECL Output Clock Oscillator, 358MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA358M000DGR Overview

LVPECL Output Clock Oscillator, 358MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA358M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	358 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AM radio high frequency amplifier circuit

Astable Multivibrator

LG Electronics MS-2576MT computer-type microwave oven circuit diagram

Dual motor driverless car circuit

TDA8190 power amplifier circuit

400Hz sine wave circuit using LED and op amp

I would like to ask all the experts who are interested in power amplifier circuits to stay and give me some advice!: Hello, experts! Some of the circuits I drew below are ones I have seen and used, and some are just impressions. I don't know if there are any of these circuits. I just want to know if the sound qualit...; LICHENG_XH Analog electronics

Using ESP's rtc memory in mpy: In the new version of ESP series firmware (v1.11, including ESP8266 and ESP32), you can access rtc memory. For example:import machinertc = machine.RTC() rtc.memory('12345') rtc.memory()This content is...; dcexpert MicroPython Open Source section

MX232CPE Functional Details: We are doing a course design on single-chip microcomputers and need to use this chip. I have been looking for relevant information for a long time but cannot find it. If anyone knows, please help expl...; jiqimao Embedded System

GPIO driver function - GPIOPinIntDisable: GPIOPinIntDisable: Disable a certain pin interrupt; Function prototype:voidGPIOPinIntDisable(unsigned long ulPort,unsigned char ucPins) Parameters: ulPort : GPIO port address ucPins: A specific pin co...; eeleader Microcontroller MCU

Independent button debounce: Independent key debounce I. Introduction to independent keys The mechanical keys we use have a physical characteristic that they will jitter for 5~10ms when pressed. When we want to use keys to contro...; 一纸玫瑰 FPGA/CPLD

How to make a 50HZ power frequency signal trap: Require: Make a notch filter (band-stop filter) that can suppress 50Hz power frequency interference signals, requiring the quality factor Q=10 and the gain Av1 . I hope you guys can give me your opini...; qzu12408 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components