KA78L08AZTA datasheet, PDF - EEWORLD Datasheet

KA78L08AZTA: Description5 V FIXED POSITIVE REGULATOR, PBCY3; CategoryPower/power management The power supply circuit; File Size30KB，2 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/; Environmental Compliance

Download Datasheet Parametric View All

KA78L08AZTA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	KA78L08AZTA	-	-	View	Buy Now

5 V FIXED POSITIVE REGULATOR, PBCY3

Parameter Name	Attribute value
Brand Name	Fairchild Semiconduc
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Fairchild
Parts packaging code	TO-92
package instruction	TO-92, SIP3,.1,50
Contacts	3
Manufacturer packaging code	3 LD, TO92, MOLDED 0.200 IN LINE SPACING LD FORM
Reach Compliance Code	compli
ECCN code	EAR99
Adjustability	FIXED
Nominal dropback voltage 1	1.7 V
Maximum absolute input voltage	30 V
Maximum input voltage	23 V
Minimum input voltage	10.5 V
JESD-30 code	O-PBCY-W3
JESD-609 code	e3
Maximum grid adjustment rate	0.175%
Maximum load regulation	0.08%
Number of functions	1
Output times	1
Number of terminals	3
Working temperatureTJ-Max	125 °C
Operating temperatureTJ-Mi
Maximum output current 1	0.1 A
Maximum output voltage 1	8.4 V
Minimum output voltage 1	7.6 V
Nominal output voltage 1	8 V
Package body material	PLASTIC/EPOXY
encapsulated code	TO-92
Encapsulate equivalent code	SIP3,.1,50
Package shape	ROUND
Package form	CYLINDRICAL
method of packing	AMMO PACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT STANDARD REGULATOR
surface mount	NO
technology	BIPOLAR
Terminal surface	Matte Tin (Sn)
Terminal form	WIRE
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum voltage tolerance	5%

A few tips on XILINX FPGA design: Tips on XILINX FPGA design 1. Use a global clock buffer BUFG for the clock signal 2. Try to use only one clock edge to register data 3. Do not generate clocks internally except for the clocks generate...; cobble1 FPGA/CPLD

EE_FPGA V1.0 Debugging Progress (Updated on 2010.10.17): front:Reverse:Current progress: 1. Minimum system operation 2. LED work 3. Key work 4. The USB to serial port driver is normal and the serial port works normallyThe pictures will be posted later, plea...; chenzhufly FPGA/CPLD

DesignStellaris: Bicycle ABS brake system based on LM3S9B96, source code download available: The innovative design of Stellaris that I want to share with netizens today is a bicycle ABS brake system. I hope you will like it.After TI acquired Luminary in 2009, it held another Stellaris Innovat...; Study_Stellaris Microcontroller MCU

【Atmel SAM R21 Creative Competition Weekly Plan】 01 AS6 and Example Trial: It's been a while since I got the board, so I'll get familiar with the environment when I have some free time. Let's see how to use AS. I won't talk about the installation, it's quite big, but MDK or ...; johnrey MCU

MAX32630FTHR Design Notes (9): Analog I2C protocol driver similar to STM32F4 (developed on KEIL platform): MAX32630 comes with its own I2C protocol and can directly call the corresponding library function. We know that the typical I2C protocol of the STM32F4 library function uses the output high and low le...; Justice_Gao DIY/Open Source Hardware

How to set the resolution of Intel integrated graphics card in Ubuntu 12.04: Ubuntu 12.04, because the computer is Intel integrated graphics, which is open source, so there is no need to install graphics card drivers. But after installation, the monitor resolution cannot be ad...; fish001 DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components