EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C164LL-100P3C

Description
Standard SRAM, 8KX8, 100ns, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
Categorystorage    storage   
File Size735KB,10 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

P4C164LL-100P3C Overview

Standard SRAM, 8KX8, 100ns, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28

P4C164LL-100P3C Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerPyramid Semiconductor Corporation
Parts packaging codeDIP
package instructionDIP,
Contacts28
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum access time100 ns
JESD-30 codeR-PDIP-T28
JESD-609 codee0
length34.8615 mm
memory density65536 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals28
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize8KX8
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height5.334 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
P4C164LL
VERY LOW POWER 8Kx8
STATIC CMOS RAM
FEATURES
V
CC
Current (Commercial/Industrial)
— Operating: 55 mA
— CMOS Standby: 3 µA
Access Times
—80/100 (Commercial or Industrial)
—90/120 (Military)
Single 5 Volts ±10% Power Supply
Easy Memory Expansion Using
CE
1
,
CE
2
and
OE
Inputs
Common Data I/O
Three-State Outputs
Fully TTL Compatible Inputs and Outputs
Advanced CMOS Technology
Automatic Power Down
Packages
—28-Pin 300 and 600 mil DIP
—28-Pin 330 mil SOP
DESCRIPTIOn
The P4C164LL is a 64K density low power CMOS static
RAM organized as 8Kx8. The CMOS memory requires
no clocks or refreshing, and has equal access and cycle
times. Inputs are fully TTL-compatible. The RAM operates
from a single 5V±10% tolerance power supply.
Access times of 80 and 100 ns are available for commercial
and industrial temperatures; access times of 90 and 100
ns are available for military temperature. CMOS is utilized
to reduce power consumption to a low level.
The P4C164LL device provides asynchronous operation
with matching access and cycle times.
Memory locations are specified on address pins A
0
to A
12
.
Reading is accomplished by device selection (CE
1
LOW,
CE
2
HIGH ) and output enabling (OE) while write enable
(WE) remains HIGH. By presenting the address under
these conditions, the data in the addressed memory loca-
tion is presented on the data input/output pins. The input/
output pins stay in the HIGH Z state when either
CE
1
or
OE
is HIGH or
WE
or CE
2
is LOW.
Package options for the P4C164LL include 28-pin 300 and
600 mil DIP and 28-pin 330 mil SOP packages.
FUnCTIOnAL BLOCk DIAgRAM
PIn COnFIgURATIOnS
DIP (P5, P6, C5-1), SOP (S5)
TOP VIEW
Document #
SRAM116
REV C
Revised March 2010
The timing simulation is correct, but the input pins in the RTL view are not connected to any signal
The timing simulation is correct, but some pins in the rtl view are not connected. I wrote a small program to try it. When the input is 16 bits, when the output is 16 bits, the rtl input pin is connec...
1559638992 FPGA/CPLD
The United States builds an intelligent transportation system that "actively" guides traffic
50 years ago, the Federal Highway Act signed by US President Eisenhower gave birth to the US interstate highway system. Although this highway network with a total length of 42,795 miles fundamentally ...
frozenviolet Automotive Electronics
IC design modeling: a new way of cooperation between design companies, EDA and packaging manufacturers (some personal experience in the project)
I have just been in the laboratory for a few weeks. I would like to share some of my experiences and hope to communicate with all the design experts. Please give me more advice: Entering the era of de...
ys3663391 FPGA/CPLD
Hiring R&D engineers with integrity
Our company produces medical electronic related equipment and cooperates with universities for R&D. We are now recruiting 1-2 R&D engineers. The main job is to receive the completed projects, improve ...
viewmed Recruitment
USB printer driver related issues
Dear seniors: My company wants to improve a printer whose interface is USB. We hope to use the original driver of this printer and intercept the printing instructions sent by this driver, and forward ...
ruoruo1997 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2826  2572  620  211  1754  57  52  13  5  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号