LS130A
MONOLITHIC DUAL
PNP TRANSISTOR
Linear Systems replaces discontinued Intersil IT130A
The LS130A is a monolithic pair of PNP transistors
mounted in a single SOIC package. The monolithic dual
chip design reduces parasitics and gives better
performance while ensuring extremely tight matching.
The LS130A is a direct replacement for discontinued
Intersil IT130A.
The 8 Pin SOIC provides ease of manufacturing, and
the symmetrical pinout prevents improper orientation.
(See Packaging Information).
LS130A Features:
High h
fe
at low current
Tight matching
Tight V
BE
tracking
Low Output Capacitance
FEATURES
Direct Replacement for INTERSIL IT130A
HIGH
h
FE
@ LOW CURRENT
OUTPUT CAPACITANCE
V
BE
tracking
ABSOLUTE MAXIMUM RATINGS
1
@ 25°C (unless otherwise noted)
Maximum Temperatures
Storage Temperature
Operating Junction Temperature
Maximum Power Dissipation
Continuous Power Dissipation (One side)
Continuous Power Dissipation (Both sides)
Linear Derating factor (One side)
Linear Derating factor (Both sides)
Maximum Currents
Collector Current
MIN
‐‐
‐‐
‐‐
TYP
‐‐
‐‐
‐‐
MAX
1
3
2.5
UNITS
mV
µV/°C
nA
≥ 200 @ 10µA
≤ 2.0pF
≤ 3.0µV°C
‐65°C to +200°C
‐55°C to +150°C
250mW
500mW
2.3mW/°C
4.3mW/°C
10mA
CONDITIONS
I
C
= 10µA, V
CE
= 5V
I
C
= 10µA, V
CE
= 5V
T
A
= ‐55°C to +125°C
I
C
= 10µA, V
CE
= 5V
MATCHING CHARACTERISTICS @ 25°C (unless otherwise stated)
SYMBOL
CHARACTERISTIC
|V
BE1
– V
BE2
|
Base Emitter Voltage Differential
∆|(V
BE1
– V
BE2
)| / ∆T
Base Emitter Voltage Differential
Change with Temperature
|I
B1
– I
B2
|
Base Current Differential
ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)
SYMBOL
CHARACTERISTICS
MIN.
BV
CBO
Collector to Base Voltage
45
BV
CEO
Collector to Emitter Voltage
45
BV
EBO
Emitter‐Base Breakdown Voltage
6.2
BV
CCO
Collector to Collector Voltage
60
h
FE
DC Current Gain
200
225
V
CE
(SAT)
Collector Saturation Voltage
‐‐
I
EBO
Emitter Cutoff Current
‐‐
I
CBO
Collector Cutoff Current
‐‐
C
OBO
Output Capacitance
‐‐
C
C1C2
Collector to Collector Capacitance
‐‐
I
C1C2
Collector to Collector Leakage Current
‐‐
f
T
Current Gain Bandwidth Product
110
NF
Narrow Band Noise Figure
‐‐
Click To Buy
TYP.
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
MAX.
‐‐
‐‐
‐‐
‐‐
‐‐
‐‐
0.5
1
1
2
4
10
‐‐
3
UNITS
V
V
V
V
V
nA
nA
pF
pF
nA
MHz
dB
SOIC (Top View)
CONDITIONS
I
C
= 10µA, I
E
= 0
I
C
= 10µA, I
B
= 0
I
E
= 10µA, I
C
= 0
2
I
C
= 10µA, I
E
= 0
I
C
= 10µA, V
CE
= 5V
I
C
= 1.0mA, V
CE
= 5V
I
C
= 0.5mA, I
B
= 0.05mA
I
C
= 0, V
EB
= 3V
I
E
= 0, V
CB
= 45V
I
E
= 0, V
CB
= 5V
V
CC
= 0V
V
CC
= ±60V
I
C
= 1mA, V
CE
= 5V
I
C
= 100µA, V
CE
= 5V, BW=200Hz, R
G
= 10KΩ,
f = 1KHz
Notes:
1. Absolute Maximum ratings are limiting values above which serviceability may be impaired
2. The reverse base‐to‐emitter voltage must never exceed 6.2 volts; the reverse base‐to‐emitter current must never exceed 10µA.
Available Packages:
LS130A in SOIC
LS130A available as bare die
Please contact Micross for full package and die dimensions:
Email:
chipcomponents@micross.com
Web:
www.micross.com/distribution.aspx
Information furnished by Linear Integrated Systems and Micross Components is believed to be accurate and reliable. However, no responsibility is assumed for its use; nor for any infringement of patents or
other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Linear Integrated Systems.
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
