530NA11M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530NA11M0000DG

530NA11M0000DG: DescriptionLVDS Output Clock Oscillator, 11MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NA11M0000DG Overview

LVDS Output Clock Oscillator, 11MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NA11M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	11 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

MC34011 voltage stabilizing circuit diagram

μPD1937CA (TV) infrared remote control receiving circuit

High-efficiency pulse width modulation regulated power supply circuit diagram composed of NE555

Sharp-cut active high-pass filter circuit diagram

Eight-channel sampling circuit diagram

Computer motherboard circuit diagram 815 3_19

[To the End] 1.2V to 1.5V, let the rechargeable battery continue to fly: Do you remember my previous post [url=https://bbs.eeworld.com.cn/thread-494432-1-1.html], which wanted to use 1.2V rechargeable batteries to meet the requirements of 1.5V AA batteries? At that time, i...; 辛昕 DIY/Open Source Hardware

QQ2008 chat tool for mini2440+ce6, fun green plug-in!: I bought a QQ for CE on the Internet. You can use QQ2008 for wince6 for testing. The testing environment is mini2440+3.5. It is a pure green plug-in. If you like it, please give it a thumbs up~~ Downl...; cupcoco Embedded System

Compiling the WINCE60 project generates three files: Stepldr.nb0, Stepldr.nb1, and stepldr.nb2. The generated Stepldr.bin file shows a size of 3.98: Compiling the WINCE60 project generates three files: Stepldr.nb0, Stepldr.nb1, and stepldr.nb2. The generated Stepldr.bin file is displayed as 3.98KB in size. Why is this the case? If I want to get th...; liuxin00738 Embedded System

Who can tell me the way out for the technology? Eventually it will go to the market.: I graduated from a second-tier university. I participated in electronic design and won awards. I have been working as a technician for more than a year, but I feel that there is no money prospect. I w...; wang668 MCU

Why is there no news about the "TDK Registration" event?: As the title says! :titter:...; anananjjj Talking

Bootloader question: How to use the compiled nboot.bin nboot.nb0 sboot.bin sboot.nb0 files. I know one is downloaded via the serial port and the other via the network port, but my development environment requires the seri...; haohaohao123456 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components