EEWORLDEEWORLDEEWORLD

Part Number

Search

QS5917T-70TJ

Description
PLL Based Clock Driver, 5917 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQCC28
Categorylogic    logic   
File Size60KB,7 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

QS5917T-70TJ Overview

PLL Based Clock Driver, 5917 Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PQCC28

QS5917T-70TJ Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
package instructionQCCJ, LDCC28,.5SQ
Reach Compliance Codenot_compliant
series5917
Input adjustmentMUX
JESD-30 codeS-PQCC-J28
JESD-609 codee0
length11.5062 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.024 A
Humidity sensitivity level1
Number of functions1
Number of inverted outputs1
Number of terminals28
Actual output times7
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC28,.5SQ
Package shapeSQUARE
Package formCHIP CARRIER
power supply5 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.5 ns
Maximum seat height4.57 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
width11.5062 mm
minfmax70 MHz

QS5917T-70TJ Preview

QS5917T
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
INDUSTRIAL TEMPERATURE RANGE
LOW SKEW CMOS PLL
CLOCK DRIVER WITH
INTEGRATED LOOP FILTER
FEATURES:
QS5917T
5V operation
2xQ output, Q/2 output, Q output
Outputs tri-state while
RST
low
Internal loop filter RC network
Low noise TTL level outputs
< 500ps output skew, Q
0
-Q
4
PLL disable feature for low frequency testing
Balanced Drive Outputs ± 24mA
132MHz maximum frequency (2xQ output)
Functional equivalent to Motorola MC88915
ESD > 2000V
Latch-up > –300mA
Available in QSOP and PLCC packages
DESCRIPTION
The QS5917T Clock Driver uses an internal phase locked loop (PLL)
to lock low skew outputs to one of two reference clock inputs. Eight
outputs are available: Q
0
-Q
4
, 2xQ, Q/2, Q
5
. Careful layout and design
insures < 500ps skew between the Q
0
-Q
4
, and Q/2 outputs. The QS5917T
includes an internal RC filter which provides excellent jitter characteris-
tics and eliminates the need for external components. In addition, TTL
level outputs reduce clock signal noise. Various combinations of feed-
back and a divide-by-2 in the VCO path allow applications to be custom-
ized for linear VCO operation over a wide range of input SYNC fre-
quencies. The VCO can also be disabled by the PLL_EN signal to allow
low frequency or DC testing. The LOCK output asserts to indicate when
phase lock has been achieved. The QS5917T is designed for use in
high-performance workstations, multi-board computers, networking hardware,
and mainframe systems. Several can be used in parallel or scattered
throughout a system for guaranteed low skew, system-wide clock distri-
bution networks.
For more information on PLL clock driver products, see Application
Note AN-227.
FUNCTIONAL BLOCK DIAGRAM
REF_SEL
LOCK
FEEDBACK
PLL_EN
FREQ_SEL
SYNC
0
SYNC
1
RST
0
0
1
PHASE
DETECTOR
LOOP
FILTER
1
VCO
1
/2
0
R
Q
D
R
Q
D
R
Q
D
R
Q
D
R
Q
D
R
Q
D
R
Q
D
Q
Q/2
Q
5
Q
4
Q
3
Q
2
Q
1
Q
0
2xQ
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
© 2000 Integrated Device Technology, Inc.
JULY 2000
DSC-5227/2
QS5917T
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
INDUSTRIAL TEMPERATURE RANGE
PIN CONFIGURATION
GND
RST
V
DD
Q
5
V
DD
RST
FEEDBACK
REF_SEL
SYNC
0
AV
DD
NC
AGND
SYNC
1
FREQ_SEL
GND
Q
0
2
3
4
5
6
7
8
9
10
11
12
13
14
27
26
25
24
23
22
21
20
19
18
17
16
15
V
DD
2xQ
Q/2
GND
Q
3
V
DD
Q
2
GND
LOCK
PLL_EN
GND
Q
1
V
DD
FEEDBACK
REF_SEL
SYNC
0
AV
DD
NC
AGND
SYNC
1
5
6
7
8
9
10
11
4
3
2
1
28
Q
4
27
26
25
24
23
22
21
20
19
Q/2
GND
Q
3
V
DD
Q
2
GND
LOCK
12
13
14
15
16
17
18
GND
GND
Max.
6
10
V
DD
FREQ_SEL
QSOP
TOP VIEW
PLCC
TOP VIEW
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
Rating
Max
Supply Voltage to Ground
DC Input Voltage V
IN
AC Input Voltage (pulse width
20ns)
Maximum Power Dissipation (T
A
= 85°C)
T
STG
Storage Temperature Range
–0.5 to +7
–0.5 to +7
–3
1.2
–65 to +150
Unit
V
V
V
W
°C
CAPACITANCE
(T
A
= +25°C, f = 1.0MHz, V
IN
= 0V)
QSOP
Parameter
C
IN
C
OUT
Typ.
3
7
Max.
4
9
Typ.
4
8
PLCC
Unit
pF
pF
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2
PLL_EN
Q
0
Q
1
2xQ
V
DD
GND
1
28
Q
4
Q
5
QS5917T
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
INDUSTRIAL TEMPERATURE RANGE
PIN DESCRIPTION
Pin Names
SYNC
0
SYNC
1
REF_SEL
FREQ_SEL
FEEDBACK
Q
0
-Q
4
Q
5
2xQ
Q/2
LOCK
RST
PLL_EN
NC
I/O
I
I
I
I
I
O
O
O
O
O
I
I
Reference clock input
Reference clock input
Reference clock select. When 1, selects SYNC
1
. When 0, selects SYNC
0
.
VCO frequency select. For choosing optimal VCO operating frequency depending on input frequency.
PLL feedback input which is connected to a user selected output pin. External feedback provides flexibility for different output frequency
relationships. See the Frequency Selection Table for more information.
Clock outputs
Clock output. Matched in frequency, but inverted with respect to Q.
Clock output. Matched in phase, but frequency is double the Q frequency.
Clock output. Matched in phase, but frequency is half the Q frequency.
PLL lock indication signal. 1 indicates positive lock. 0 indicates that the PLL is not locked and outputs may not be synchronized to the inputs.
Asynchronous reset. Resets all output registers. When 0, all outputs are held in a tri-stated condition. When 1, outputs are enabled (normal
operation).
PLL enable. When 1, PLL is enabled (normal operation). When 0, PLL is disabled (for testing purposes).
No Connection
Description
OUTPUT FREQUENCY SPECIFICATIONS
Industrial: T
A
= –40°C to +85°C, AV
DD
/
V
DD
= 5V ± 5%
Symbol
F
2XQ
F
Q
F
Q/2
Description
Max Frequency, 2xQ output
Max Frequency, Q
0
- Q
4
, Q
5
outputs
Max Frequency, Q/2 output
– 70
70
35
17.5
– 100
100
50
25
– 132
132
66
33
Units
MHz
MHz
MHz
3
QS5917T
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
INDUSTRIAL TEMPERATURE RANGE
FREQUENCY SELECTION TABLE
SYNC (MHz)
FREQ_SEL
1
1
1
1
0
0
0
0
Output Used for
Feedback
Q/2
Q
0
-Q
4
Q
5
2xQ
Q/2
Q
0
-Q
4
Q
5
2xQ
(allowable range)
Min.
Max
14
28
28
56
7
14
14
28
F
2XQ
/
4
F
2XQ
/
2
F
2XQ
/
2
F
2XQ (1)
F
2XQ
/
8
F
2XQ
/
4
F
2XQ
/
4
F
2XQ
/
2
Q/
2
SYNC
SYNC / 2
– SYNC / 2
SYNC / 4
SYNC
SYNC / 2
– SYNC / 2
SYNC / 4
Output Frequency Relationships
Q
5
Q Outputs
– SYNC X 2
– SYNC
SYNC
– SYNC / 2
– SYNC X 2
– SYNC
SYNC
– SYNC / 2
SYNC X 2
SYNC
– SYNC
SYNC / 2
SYNC X 2
SYNC
– SYNC
SYNC / 2
2XQ
SYNC X 4
SYNC X 2
– SYNC X 2
SYNC
SYNC X 4
SYNC X 2
– SYNC X 2
SYNC
NOTE:
1. For the –132 speed grade, maximum input frequency is restricted to 100MHz.
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Industrial: T
A
= –40°C to +85°C, A
VDD
/V
DD
= 5V ± 5%
Symbol
V
IH
V
IL
V
OH
V
OL
I
OZ
I
IN
Parameter
Input HIGH Voltage Level
Input LOW Voltage Level
Output HIGH Voltage
Output LOW Voltage
Output Leakage Current
Input Leakage Current
Test Conditions
Guaranteed Logic HIGH level
Guaranteed Logic LOW level
V
DD
= Min., I
OH
=
−24mA
(1)
V
DD
= Min., I
OH
=
−100µA
V
DD
= Min., I
OL
= 24mA
(1)
V
DD
= Min., I
OL
= 100µA
V
OUT
= V
DD
or GND, V
DD
= Max.
V
IN
= AV
DD
or GND, AV
DD
= Max.
Min.
2
2.4
3
Typ.
Max.
0.9
0.55
0.2
±5
±5
µA
µA
V
Unit
V
V
V
NOTE:
1. I
OL
and I
OH
are 12mA and –12mA, respectively, for the LOCK output.
POWER SUPPLY CHARACTERISTICS
Symbol
∆I
CC
I
CCD
Parameter
Input Power Supply Current per TTL Input HIGH
(2)
Dynamic Power Supply Current
V
DD
= Max
Test Conditions
(1)
V
DD
= Max., V
IN
= 3.4V
Typ.
0.4
Max.
1.5
0.4
Unit
mA
mA/MHz
NOTES:
1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. This specification does not apply to the PLL_EN input.
4
QS5917T
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
INDUSTRIAL TEMPERATURE RANGE
INPUT TIMING REQUIREMENTS
Symbol
t
R
, t
F
F
I
t
PWC
D
H
Description
Maximum input rise and fall times, 0.8V to 2V
Input Clock Frequency, SYNC
0
, SYNC
1 (1)
Input clock pulse, HIGH or LOW
Duty cycle, SYNC
0
, SYNC
1
Min.
14
2
25
Max.
3
F
2XQ
75
Unit
ns
MHz
ns
%
NOTE:
1. The F
I
specification is based on Q output feedback. See the Frequency Selection Table for more detail on allowable SYNC input frequencies for different feedback combinations.
SWITCHING CHARACTERISTICS
(1)
Symbol
t
SKR
t
SKF
t
SKALL
t
PW
t
PW
t
J
t
PD
t
PD
t
LOCK
t
PZH
t
PZL
t
PHZ
t
PLZ
t
R,
t
F
Output Rise/Fall Times, 0.8V to 2V
0.4
1.5
ns
Output Disable Time,
RST
HIGH to LOW
(2)
0
6
ns
Parameter
Output Skew Between Rising Edges, Q
0
-Q
4
and Q/2
Output Skew Between Falling Edges, Q
0
-Q
4
(1)
Output Skew, All Outputs
(1)
Pulse Width, Q
5,
2xQ outputs
Pulse Width, Q
0
-Q
4
, Q/2 outputs
(1)
Cycle-to-Cycle Jitter, 33MHz
(3)
SYNC Input to Feedback Delay, 28MHz
SYNC Input to Feedback Delay, 33MHz, 50Ω to 1.5V
SYNC to Phase Lock
Output Enable Time,
RST
LOW to HIGH
(2)
(1)
Min.
T
CY
/2
0.65
T
CY
/2
0.5
100
100
0
Max.
350
350
500
T
CY
/2 + 0.65
T
CY
/2 + 0.5
0.25
400
400
10
7
Unit
ps
ps
ps
ns
ns
ns
ps
ps
ms
ns
NOTES:
1. Skew specifications apply under identical environments (loading, temperature, V
DD
, device speed grade).
2. Measured in open loop mode PLL_EN = 0.
3. Jitter is characterized using an oscilloscope. Measurement is taken one cycle after jitter. Jitter is characterized but not tested. See FREQUENCY SELECTION TABLE for information
on proper FREQ_SEL level for specified input frequencies.
5
-Tutorial on developing robots with Raspberry Pi and Python--EEWORLD University
Tutorial on developing robots with Raspberry Pi and Python : https://training.eeworld.com.cn/course/589[size=4][color=Red][b]From hardware to software, we will teach you how to develop robots using Ra...
chenyy Robotics Development
How long is the life of lithium batteries?
The life of lithium batteries varies depending on the type. Theoretically, the average life of lithium batteries is more than 500 times. If we charge them once every three days, the theoretical life o...
ace-pow.com Power technology
Newbie help!!! msp430f6638!!!
1.Description Resource Path Location Type#10234-Dunresolved symbols remain MSP430F6638_TouchPAD C/C++ Problem 2.Description Resource Path Location Type unresolved symbol itoa, first referenced in ./ma...
zhangzzang Microcontroller MCU
Analysis of IC Testing Principles (I)
This series has a total of four chapters. The following is the first part, which mainly discusses the basic principles of IC testing during chip development and production. The content covers basic te...
cscl Test/Measurement
Got LaunchPad
I got the LaunchPad. Thank you eeworld and ti. How are you going to play it?...
heicnhei1 Microcontroller MCU
The production of PHS continues to decline
The production of PHS continues to decline 2006-6-8  The Ministry of Information Industry released the latest survey of the electronic information industry on June 6, which showed that from January to...
hkn RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 487  2421  896  882  1789  10  49  19  18  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号