EEWORLDEEWORLDEEWORLD

Part Number

Search

DA1206B102R-10

Description
Data Line Filter, 4 FUNCTIONS, 0.2 A, FERRITE CHIP, SURFACE MOUNT
CategoryAnalog mixed-signal IC    filter   
File Size165KB,1 Pages
ManufacturerLaird
Environmental Compliance  
Related ProductsFound3parts with similar functions to DA1206B102R-10
Download Datasheet Parametric View All

DA1206B102R-10 Online Shopping

Suppliers Part Number Price MOQ In stock  
DA1206B102R-10 - - View Buy Now

DA1206B102R-10 Overview

Data Line Filter, 4 FUNCTIONS, 0.2 A, FERRITE CHIP, SURFACE MOUNT

DA1206B102R-10 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerLaird
package instructionROHS COMPLIANT, EIA STD PACKAGE SIZE 1206, 8 PIN
Reach Compliance Codecompliant
ECCN codeEAR99
Maximum DC resistance0.8 Ω
filter typeFERRITE CHIP
high0.8 mm
JESD-609 codee3
length3.2 mm
Installation typeSURFACE MOUNT
Number of functions4
Output impedance1000 OHM Ω
physical sizeL3.2XB1.6XH0.8 (mm)/L0.126XB0.063XH0.031 (inch)
Rated current0.2 A
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
width1.6 mm

DA1206B102R-10 Similar Products

Part Number Manufacturer Description
DA1206B102R-00 Laird FERRITE ARRAY 200MA 1000 OHM SMT
DA1206B102R-00 Steward Inc Ferrite Chip, 1 Function(s), 75V, 0.2A, EIA STD PACKAGE SIZE 1206, 8 PIN
DA1206B102R-10 Steward Inc Ferrite Chip, 4 Function(s), 0.2A, ROHS COMPLIANT, EIA STD PACKAGE SIZE 1206, 8 PIN
How to describe this simple circuit logic using HDL?
I am not a student of this subject and I don't know much about it. I had no choice but to take this course to get credits. There is such a question in the report. Please help me!...
面纱如雾 FPGA/CPLD
QuartusII pin assignment prompts error
No input node cannot be assigned to input pin. I already have an input node and I don't know why this prompt appears. Could you please give me some advice? Thank you....
南海牧羊人 FPGA/CPLD
Design and FPGA implementation of digital on-screen display control core.pdf
Design and FPGA implementation of digital on-screen display control core.pdf...
zxopenljx FPGA/CPLD
[Atmel SAM R21 Creative Competition Weekly Plan] Problems with IAR development platform compilation in Week 2
[i=s]This post was last edited by 770781327 on 2014-12-27 21:46[/i] In the past two days, I have been struggling with how to port the routines of atmel studio. I saw that many forum friends ported the...
770781327 Microchip MCU
I2C driver framework source code analysis (2)
c. I2C device driver. As mentioned earlier, there are two ways to implement the I2C device layer driver. We choose the user mode device driver. This driver depends on the i2c-dev driver in the I2C sub...
宋元浩 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 30  2781  1645  2669  280  1  56  34  54  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号