EEWORLDEEWORLDEEWORLD

Part Number

Search

TS7221AYILT

Description
IC,VOLT COMPARATOR,SINGLE,BICMOS,TSOP,5PIN,PLASTIC
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size131KB,11 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

TS7221AYILT Overview

IC,VOLT COMPARATOR,SINGLE,BICMOS,TSOP,5PIN,PLASTIC

TS7221AYILT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSTMicroelectronics
Reach Compliance Codecompliant
Amplifier typeCOMPARATOR
Maximum bias current (IIB) at 25C0.0003 µA
Maximum input offset voltage10000 µV
JESD-30 codeR-PDSO-G5
Number of functions1
Number of terminals5
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP
Encapsulate equivalent codeTSOP5/6,.11,37
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
power supply2.7/10 V
Certification statusNot Qualified
Nominal response time4000 ns
Maximum slew rate0.016 mA
surface mountYES
technologyBICMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL

TS7221AYILT Preview

TS7221
Single BiCMOS rail-to-rail micropower comparator
Features
Rail-to-rail inputs
Open drain output
Supply operation from 2.7V to 10V
Typical supply current: 6µA @ 5V
Response time of 0.5µs at 5V
Low input current
ESD protection: 2kV (HBM), 200V (MM)
Available in tiny SOT23-5 package
TS7221 Open drain output
1
2
+
IN+
3
-
4
IN-
L
SOT23-5L
Applications
Battery-powered systems
Notebooks and PDAs
PCMCIA cards
Cellulars and mobile communication
Alarm and security systems
Replacement of amplifiers used in comparator
configuration for better performance
OUT
Vcc+
5
Vcc-
Description
The TS7221 is a micropower comparator
featuring rail-to-rail input performance in a tiny
SOT23-5 package. This comparator is ideally
suited to space and weight-critical applications. It
is fully specified at 2.7V, 5V and 10V operation
over the industrial temperature range (-40°C to
+85°C).
The TS7221 features an open drain output stage.
The speed-to-power ratio makes this device ultra-
versatile for a wide range of applications.
March 2007
Rev 3
1/11
www.st.com
11
Absolute maximum ratings
TS7221
1
Absolute maximum ratings
Table 1.
Symbol
ESD
Machine model (MM)
V
ID
V
IN
V
OUT
V
CC
I
IN
I
OUT
T
Lead
T
stg
T
J
P
D
Differential input voltage
Input voltage
(1)
Output voltage
Supply voltage
Current at input pins
(1)
Current at output pin
Lead temperature
(soldering 10 seconds, Pb-free package)
Storage temperature
Junction temperature
Power dissipation
(2)
SOT23-5
200
(V
CC-
) -0.3 to (V
CC+
) +0.3
(V
CC-
) -0.3 to (V
CC+
) +0.3
12
12
±5
± 30
260
-65 to +150
150
500
V
V
V
V
mA
mA
°C
°C
°C
mW
Absolute maximum ratings
Parameter
Human body model (HBM)
Value
2000
V
Unit
1. The magnitude of input voltages must never exceed 0.3V beyond the supply voltage.
2. T
J
= 150°C, T
AMB
= 25
o
C with R
TH-JA
= 250
o
C/W for SOT23-5 package.
Table 2.
Symbol
V
CC
T
amb
V
icm
Operating conditions
Parameter
Supply voltage
Ambient temperature
Common mode input voltage range
Value
2.7 to 10
-40 to +85
(V
CC-
) -0.3 to (V
CC+
) +0.3
Unit
V
°C
V
2/11
TS7221
Electrical characteristics
2
Table 3.
Symbol
Electrical characteristics
Electrical characteristics at V
CC+
= 2.7V, T
amb
= 25°C (unless otherwise specified)
(1)
Parameter
Input offset voltage (full common mode range)
– TS7221A
at T
min
T
amb
T
max
– TS7221B
at T
min
T
amb
T
max
Input offset voltage drift with temperature
Input bias current
(2)
at T
min
T
amb
T
max
Input offset current
(2)
at T
min
T
amb
T
max
Common-mode rejection ratio (0 < V
icm
< 2.7V)
Power supply rejection ratio (2.7 < V
CC
< 10V)
Voltage gain
(3)
Input common mode voltage range
at T
min
T
amb
T
max
High level output voltage (IN
+
=0.5V, IN
-
=0V & OUT=10V)
Low level output voltage, I
sink
= 5mA
at T
min
T
amb
T
max
Supply current
Output low
Output high
Response time low to high (V
ic
= 1.35V, C
L
= 50pF, R
L
=10kΩ)
Overdrive = 10mV
Overdrive = 100mV
Response time high to low (V
ic
= 1.35V, C
L
= 50pF, R
L
=10kΩ)
Overdrive = 10mV
Overdrive = 100mV
Fall time
C
L
= 50pF, R
L
=5kΩ, Overdrive = 10mV
Rise time
C
L
= 50pF, R
L
=5kΩ, Overdrive = 10mV
-0.3
0.0
0.1
0.2
6
1
1
65
80
240
3
2.7
500
0.35
0.45
12
14
300
600
150
300
Min.
Typ.
Max.
Unit
V
IO
7
10
15
18
mV
ΔV
IO
I
IB
I
IO
CMRR
PSRR
A
VD
V
icm
I
OH
V
OL
µV/
o
C
pA
pA
dB
dB
dB
V
nA
V
I
CC
6
8
1.5
0.6
µA
T
PLH
µs
T
PHL
1.5
0.5
0.3
0.3
µs
T
F
T
R
µs
µs
1. Limits are 100% production tested at +25°C. Behavior at the temperature range limits is guaranteed through correlation
and by design.
2. Maximum values include unavoidable inaccuracies of industrial testing.
3. Design evaluation.
3/11
Electrical characteristics
Table 4.
Symbol
TS7221
Electrical characteristics for V
CC+
= 5V, T
amb
= 25°C (unless otherwise specified)
(1)
Parameter
Input offset voltage (full common mode range)
– TS7221A
at T
min
T
amb
T
max
– TS7221B
T
min
T
amb
T
max
Input offset voltage drift with temperature
Input bias current
(2)
at T
min
T
amb
T
max
Input offset current
(2)
at T
min
T
amb
T
max
Common-mode rejection ratio (0 < V
icm
< 5V)
Power supply rejection ratio (2.7 < V
CC
< 10V)
Voltage gain
(3)
Input common mode voltage range
at T
min
T
amb
T
max
High level output voltage (IN
+
=0.5V, IN
-
=0V & OUT=10V)
Low level output voltage, I
sink
= 5mA
at 25°C
at T
min
T
amb
T
max
Supply current
Output low
Output high
Response time low to high (V
ic
= 2.5V, C
L
= 50pF, R
L
=10kΩ )
Overdrive = 10mV
Overdrive = 100mV
Response time high to low (V
ic
= 2.5V, C
L
= 50pF, R
L
=10kΩ)
Overdrive = 10mV
Overdrive = 100mV
Fall time
C
L
= 50pF, R
L
=5kΩ, Overdrive = 10mV
Rise time
C
L
= 50pF, R
L
=5kΩ, Overdrive = 10mV
-0.3
0.0
0.1
0.2
6
1
1
70
80
240
5.3
5.0
500
0.40
0.55
12
14
300
600
150
300
Min.
Typ.
Max.
Unit
V
IO
7
10
15
18
mV
ΔV
IO
I
IB
I
IO
CMRR
PSRR
A
VD
V
icm
I
OH
V
OL
µV/
o
C
pA
pA
dB
dB
dB
V
nA
V
I
CC
6
8
2
0.5
2
0.4
0.3
0.3
µA
T
PLH
µs
T
PHL
µs
T
F
T
R
µs
µs
1. Limits are 100% production tested at +25°C. Behavior at the temperature range limits is guaranteed through correlation
and by design.
2. Maximum values include unavoidable inaccuracies of industrial testing.
3. Design evaluation.
4/11
TS7221
Table 5.
Symbol
Electrical characteristics
Electrical characteristics for V
CC+
= 10V, T
amb
= 25°C (unless otherwise specified)
(1)
Parameter
Input offset voltage (full common mode range)
– TS7221A
at T
min
T
amb
T
max
– TS7221B
T
min
T
amb
T
max
Input offset voltage drift with temperature
Input bias current
(2)
at T
min
T
amb
T
max
Input offset current
(2)
at T
min
T
amb
T
max
Common-mode rejection ratio (0 < V
icm
< 10V)
Power supply rejection ratio (2.7 < V
CC
< 10V)
Voltage gain
(3)
Input common mode voltage range
at T
min
T
amb
T
max
High level output voltage (IN
+
=0.5V, IN
-
=0V & OUT=10V)
Low level output voltage, I
sink
= 5mA
at T
min
T
amb
T
max
Supply current
Output low
Output high
Response time low to high (V
ic
= 5V, C
L
= 50pF, R
L
=10kΩ)
Overdrive = 10mV
Overdrive = 100mV
Response time high to low (V
ic
= 5V, C
L
= 50pF, R
L
=10kΩ)
Overdrive = 10mV
Overdrive = 100mV
Fall time
C
L
= 50pF, R
L
=5kΩ Overdrive = 10mV
,
Rise time
,
C
L
= 50pF, R
L
=5kΩ Overdrive = 10mV
-0.3
0.0
0.1
0.2
6
1
1
75
80
240
10.3
10.0
500
0.40
0.55
14
16
300
600
150
300
Min.
Typ.
Max.
Unit
V
IO
7
10
15
18
mV
ΔV
IO
I
IB
I
IO
CMRR
PSRR
A
VD
V
ICM
I
OH
V
OL
μV/
o
C
pA
pA
dB
dB
dB
V
nA
V
I
CC
7
10
3
0.5
4
0.4
0.3
0.3
μA
T
PLH
μs
T
PHL
μs
T
F
T
R
μs
μs
1. Limits are 100% production tested at +25°C. Behavior at the temperature range limits is guaranteed through correlation
and by design.
2. Maximum values include unavoidable inaccuracies of industrial testing.
3. Design evaluation.
5/11

TS7221AYILT Related Products

TS7221AYILT TS7221BYILT
Description IC,VOLT COMPARATOR,SINGLE,BICMOS,TSOP,5PIN,PLASTIC IC,VOLT COMPARATOR,SINGLE,BICMOS,TSOP,5PIN,PLASTIC
Is it Rohs certified? conform to conform to
Maker STMicroelectronics STMicroelectronics
Reach Compliance Code compliant compliant
Amplifier type COMPARATOR COMPARATOR
Maximum bias current (IIB) at 25C 0.0003 µA 0.0003 µA
Maximum input offset voltage 10000 µV 18000 µV
JESD-30 code R-PDSO-G5 R-PDSO-G5
Number of functions 1 1
Number of terminals 5 5
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSOP TSOP
Encapsulate equivalent code TSOP5/6,.11,37 TSOP5/6,.11,37
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
power supply 2.7/10 V 2.7/10 V
Certification status Not Qualified Not Qualified
Nominal response time 4000 ns 4000 ns
Maximum slew rate 0.016 mA 0.016 mA
surface mount YES YES
technology BICMOS BICMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal form GULL WING GULL WING
Terminal pitch 0.95 mm 0.95 mm
Terminal location DUAL DUAL
Does anyone have a CCS tutorial video? Please help!
I am a novice, I beg for CCS teaching videos, thank you very much!!!...
kevin454 DSP and ARM Processors
Implementation of ARMSD card file system
Implementation of ARMSD card file system...
songbo ARM Technology
[DE0-Nano FPGA] Unboxing
[font=Tahoma, Helvetica, SimSun, sans-serif]I bought a DE0-Nano development board, and the unboxing is as follows[/font] [font=Tahoma, Helvetica, SimSun, sans-serif]Front[/font][font=Tahoma, Helvetica...
suoma FPGA/CPLD
How can I make the system think that "my device" is a "virtual CD"?
My device is a USB flash drive, and I want the system to think it is a CD. I want to install a program, so I want the system to think it is a CD. Which parts of the driver determine whether the device...
jeffleee Embedded System
How should the 100M Ethernet mode of LM3S 8962 be configured?
The IEEE 802.3 standard specifies a set of registers that are used to control and centralize the state of the PHY. These registers are collectively referred to as the MII Management Registers and are ...
wpz1988 Microcontroller MCU
Clock Constraint Problems of DC Integrated Frequency Division Circuit
The main clock is CLKA, which is 64M. Now we need to divide it by 4 and 8 to generate CLKB and CLKC as the clocks of other modules. How should we constrain CLKB and CLKC? create_generated_clock -name ...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 453  858  2423  18  1732  10  18  49  1  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号