EEWORLDEEWORLDEEWORLD

Part Number

Search

530MC473M000DG

Description
LVPECL Output Clock Oscillator, 473MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530MC473M000DG Overview

LVPECL Output Clock Oscillator, 473MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MC473M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency473 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Where can I download Windows XP Embedded? Can anyone explain this system?
I don't know much about this system. How to use it? Can anyone provide a download address? Thank you. The network is not very good. I can't download it from the Microsoft official website....
wangencheng Embedded System
The component industry faces the challenge of transformation
The 19th Top 100 Electronic Components Enterprises of 2006 ranked by comprehensive strength were announced recently. The sales revenue of this year's Top 100 Electronic Components Enterprises was 84.2...
fighting Analog electronics
The first week experience of Beaglebone peripheral circuit design
I am very happy to get this opportunity to get the beaglebone development board. I am also very happy to get this good board as scheduled. I will talk about this board in a relatively basic way. After...
PENGSHIFANG DSP and ARM Processors
Verilog assign statement usage 1
(1)module assign_test ( clk, lhold, lholda );input clk; input lhold; output lholda;regular maintenance; always @(posedge clk) if (lhold) lholda=lhold; else lholda=0;endmodule...
eeleader-mcu FPGA/CPLD
After installing NXP FRDM-KW41Z and USB-KW41Z, the computer occasionally displays a blue screen
I am using a Lenovo T460P laptop computer, and the operating system is WIN10 Home Chinese Edition. It used to work very stably and never had any system errors. But after installing the software relate...
bjemt NXP MCU
Mouser first experience + CC2650STK SensorTag hands-on experience and comparison with 1
I bought a SensorTag1 on the forum before, and when I saw TI released the SensorTag2, I wanted to buy one to try, but I gave up because of the troublesome registration on the TI website and the intern...
szqt Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1013  2421  500  1003  516  21  49  11  31  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号