531AB889M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AB889M000DGR

531AB889M000DGR: DescriptionLVPECL Output Clock Oscillator, 889MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB889M000DGR Overview

LVPECL Output Clock Oscillator, 889MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB889M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	889 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Interconnection circuit between external grid power supply and self-generated power supply

HT-6010/6012/6013/6014/6015 circuit-e

Manual switch multi-ground control circuit

Countermeasures against external interference in general frequency converters (2)

Protection switch

MAX713 application circuit in linear mode

How to turn MPU into treasure in RTOS: Most of the cortex-m4 chips have the MPU protection function, but how to make good use of this function is controversial. The author used MPU to implement a mechanism to isolate the various tasks of r...; jorya_txj Embedded System

Design and implementation of PID control system based on LabVIEW: Design and implementation of PID control system based on LabVIEW...; tony03150316 Test/Measurement

How to generate the usbser.dll library in PB6?: I use PB6+VS2005 to build CE system. I found a problem. In common.bib; @CESYSGEN IF CE_MODULES_USBSER usbser.dll $(_FLATRELEASEDIR)\usbser.dll NK SHK ; @CESYSGEN ENDIF CE_MODULES_USBSER If I comment o...; yuffice The Industrial Cloud

[Take a break from your busy schedule to learn ufun_1] Development environment setup: [i=s] This post was last edited by boming on 2016-7-28 21:49 [/i] 1. Download software: 1.) Keil MDK5.14 2.) MDKCM516 3.) Stm32f1 support package 4.) Flash download software 5.) Stm32Cubemx configurat...; boming stm32/stm8

2407 Interruption Problem: I made a clock cycle interrupt, but found that I could not enter the interrupt program. Why is this?...; 3150gf Microcontroller MCU

EEWORLD University Hall ---- understanding Kalman filters: Understanding Kalman Filters Understanding Kalman Filters : https://training.eeworld.com.cn/course/50431. Learn about common scenarios for using Kalman filters through several examples. Kalman filter ...; 木犯001号 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components