530AB755M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AB755M000DGR

530AB755M000DGR: DescriptionLVPECL Output Clock Oscillator, 755MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB755M000DGR Overview

LVPECL Output Clock Oscillator, 755MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB755M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	755 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Night telephone service light circuit (2)

MC-8439 thick film module circuit

Double-ended input differential amplifier circuit

C336-1 wheel type hexagonal lathe electrical schematic circuit

555 electroplating timing automatic shutdown reporting circuit

Non-inverting amplifier circuit

Table tennis game machine design problem, please pay attention: Dear experts, I have a program describing a table tennis game machine, but when the ball just passes the net, that is, when i=4 or 5, there will be problems with the simulation of hitting the ball. I ...; prophetbrother FPGA/CPLD

Melted light bulb: Ah, the light bulb has melted and is about to explode. Timid friends, stay calm first, don't be scared by the surface, this is just a kind reminder, use LED lights to reduce emissions safely... I don'...; xyh_521 Creative Market

News Morning Express: Lowest power consumption, fully integrated GPS receiver front-end module: Market experts predict that GPS is expected to further penetrate into various applications and devices, and at least one-third of all mobile phones manufactured in 2011 will have GPS function. In the ...; tagetage RF/Wirelessly

How to open a space in ce system and save it after restart?: Good morning, teachers! I bought a 2440 development board and found that after I restarted the system, the files I saved seemed to be automatically restored. Where should I start to deal with it? How ...; jinzling Embedded System

What do RF engineers do all day?: First of all, RF engineers must master the technology of circuit system analysis, which is also an indispensable part of engineering. In some communication equipment companies' projects, RF engineers ...; btty038 PCB Design

【RVB2601 Creative Application Development】Work Submission: Cold chain intelligent management system based on CH2601 Author: Liu JianhuaProject BackgroundThe author has been engaged in immunization planning for a long time. The top priority of immunization pla...; lugl4313820 XuanTie RISC-V Activity Zone

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components