EEWORLDEEWORLDEEWORLD

Part Number

Search

531SC119M000DGR

Description
LVDS Output Clock Oscillator, 119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531SC119M000DGR Overview

LVDS Output Clock Oscillator, 119MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC119M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency119 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Waiting for serial port interrupt in serial port interrupt, stupid
Today, when I was debugging the program, I found myself to be extremely stupid. From yesterday morning to this afternoon, I have been debugging a function of STM32. The function is very simple. It is ...
fsyicheng stm32/stm8
【Portable Environmental Status Detector】RTC Electronic Clock
In the design of portable environmental status detector, the detected environmental status needs to be time-calibrated, which can be achieved through the built-in RTC clock of ESP32 S2. When combined ...
jinglixixi DigiKey Technology Zone
Espressif's ESP32-C3 is an extremely low-power SoC equipped with a RISC-V 32-bit single-core processor
ESP32-C3 is an extremely low-power SoC equipped with a RISC-V 32-bit single-core processorESP32-C3-DevKitM-1 Development Board ESP32-C3-DevKitM-1 is an entry-level development board that uses the ESP3...
火辣西米秀 Domestic Chip Exchange
STC12LE5A60S2_MP3+U disk production
STC12LE5A60S2_MP3+U disk production, the file contains information, circuit diagram, PCB project, program and my debugging process record, etc. Many programs on the Internet for CH375B use the bus, I ...
2013jinpeng 51mcu
Four Common FPGA/CPLD Design Ideas and Techniques
[p=24, null, left][color=rgb(62, 62, 62)][font=simsun, Arial] The four commonly used FPGA/CPLD design ideas and techniques discussed in this article: ping-pong operation, serial-to-parallel conversion...
mwkjhl FPGA/CPLD
What are some short-distance communication chips that can send continuous data streams?
Currently, there are many short-distance communication chips on the market that send data packets. Are there any short-distance communication chips that can send continuous data streams?...
LMiaoY123 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1929  581  2886  2598  343  39  12  59  53  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号