531SC149M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531SC149M000DGR

531SC149M000DGR: DescriptionLVDS Output Clock Oscillator, 149MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SC149M000DGR Overview

LVDS Output Clock Oscillator, 149MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC149M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	149 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

oscilloscope beam splitter

Motor armature connected in series with resistor to start energy-consuming braking one-way operation circuit 3

Electronic interlock switch using 7410

Multi-purpose electronic therapy and health care device

Use a single-phase watt-hour meter to measure the power consumption of three-phase electricity

AV amplifier digital reverberation integrated circuit PT2395

Question + How do you use TI wireless watches?: How do you use TI wireless watches? Do you use them when you go out for exercise? And how do you set the time? There are more and more wireless smart watches now. Have you used TI's?...; fxw451 Microcontroller MCU

Why is the type of U0IIR in keil4 watch char type data?: Now I want to use the automatic baud rate function (interrupt mode) of the NXP1700 series. I need to monitor the 8th and 9th bits of U0IIR. However, when simulating, the type of U0IIR is char data. Th...; 15033509935 Analog electronics

C64X DSP EDMA Summary and Example Detailed Explanation (ZZ): C64X DSP EDMA Summary (1) EDMA Overview ① EDMA data transmission has two initiation methods:CPU-initiated EDMA data transmission (asynchronous mode): When transmission is required, the CPU sets the co...; DSP16 DSP and ARM Processors

C51 Keyboard Program: Do you know that in the keyboard program if ((P1&0xf0)!=0xf0); scancode = 0xfe; while((scancode&0x10)!=0) // Scan line by line { P1 = scancode; How is this place scanned? It must not be zero in the wh...; zzutang 51mcu

MSP430 MCU simulation example 20 based on Proteus - Timer A generates two PWM channels: [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and...; tiankai001 Microcontroller MCU

PCIe DMA, Nand Flash, DRAM, RocketIO/SRIO, SERDES: NAND FLASH Controller IP Core Standard NAND FLASH Controller Standard NAND FLASH Controller I am an incumbent (Beijing), specializing in FPGA interface design, with a lot of free time and rich project...; axpro FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components