531UC757M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531UC757M000DG

531UC757M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 757MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531UC757M000DG Overview

CMOS/TTL Output Clock Oscillator, 757MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UC757M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	757 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Phase locked loop motor speed regulating circuit

Basic application circuit of five-terminal adjustable integrated voltage regulator

Z3040 radial drilling machine electrical schematic circuit (circuit)

smoke detection alarm

Clever use of TDA2030 as DC stabilized power supply circuit diagram

100MHz power oscillator circuit using double gate FET

What should I do if there is more than one testbench file when using modelsim simulation in Quartus II?: For example, my testbench consists of three Verilog files: tb_bin_gen.v, tb_bin_monitor.v and tb_bin_counter_top.v, among which tb_bin_counter_top.v is the top-level file of the testbench. In the Sett...; zpccx FPGA/CPLD

Question about STM32 advanced timer configured as external clock mode 2?: Hello everyone! I want to use the advanced timer 1 of STM32F103RBT6 (also known as ALIENTEK MiniSTM32) to measure the number of external counts. Use external clock mode 2. The current code is as follo...; xwluo2011 stm32/stm8

How to properly operate the matrix switch of LPC800 series: [align=left][font=宋体][size=5] I have been learning about LPC810 recently, and encountered some problems in the process of running the matrix switch; [/size][/font][/align][align=left][font=宋体][size=5]...; desk1983 NXP MCU

Can any expert help me turn the following C into an assembly program and send the picture to everyone, urgent! ! ! ! ! ! ! ! !: #include#define uint unsigned int #define uchar unsigned char sbit ledlk=P1^0; sbit smglk=P1^1; sbit smgbitlk=P1^2;sbit key1=P3^0; sbit key2=P3^1; sbit key3=P3^2; sbit key4=P3^3; sbit led1=P2^0; sbit ...; miracle烟火 MCU

Astable Waveform Oscillator Waveform Explanation: This is an astable waveform oscillator circuit I saw in a document. The circuit diagram is shown in Figure 1. The author said the waveform is shown in Figure 2, but I can't figure out why Vbe1 will ha...; dengjieee Analog electronics

Test your eyesight: An abnormal picture is as follows:Original picture:Note: The original picture is 24-bit true color, and the display on the LCD is 565. The same 240*320...; dontium Integrated technical exchanges

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components