530HB717M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530HB717M000DGR

530HB717M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 717MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HB717M000DGR Overview

CMOS/TTL Output Clock Oscillator, 717MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HB717M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	717 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Practical motor energy consumption braking circuit diagram

simple timer

GZ-600 argon arc welding machine circuit-02

Electromechanical control series resistance (reactor) pressure reduction starting control circuit

Five-phase stepper motor drive circuit

875p computer motherboard circuit diagram_016

I would like to ask, what model can be used to replace IRF3710PBF: As the title says, IRF3710PBF is in short supply now. Can you guys help me find a model that can replace it? Thank you....; jirongchang Power technology

Magnetic field data collected by the LIS2DML array board: Added a simulation of the car passing over the magnet...; littleshrimp MEMS sensors

Coexistence of ISP and dongle in LPC MCU: I have been playing with LPC for a month. I have a good method for the coexistence of ISP and dongle. I would like to share it with you: Prerequisite: The dongle cycle is >= 1.6S, such as MAX706. Use ...; kandy2059 MCU

Solar energy automatic tracking system based on 51 single chip microcomputer (Graduation Project): I am struggling with my graduation project based on the 51 single-chip microcomputer, and this tracking system only needs to be simulated. I have completed the voltage collection and comparison in 4 d...; irene Energy Infrastructure?

DSP Summary: C Language Environment: Chapter 3 C Language Environment 1. C language software development process The software development process involves compiler, assembler, linker, archiver, library-build utility, run time support lib...; songrisi DSP and ARM Processors

Please help me with the error when building *.out in vxworks.: make: *** No rule to make target `vxWorks.h', needed by `*.o'. Stop. There was no problem at first, but it started to happen later. I rebuilt the project and added the files again. None of them worked...; luop0522 Real-time operating system RTOS

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components