datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Programmable logic devices> Programmable logic> ISPLSI2032VE-110LT44I
PDF
Preview

ISPLSI2032VE-110LT44I

Description
EE PLD, 13ns, 32-Cell, CMOS, PQFP44
CategoryProgrammable logic devices    Programmable logic   
File Size254KB，15 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

ISPLSI2032VE-110LT44I Overview

EE PLD, 13ns, 32-Cell, CMOS, PQFP44

ISPLSI2032VE-110LT44I Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerLattice
Reach Compliance Codecompliant
Other featuresYES
In-system programmableYES
JESD-30 codeS-PQFP-G44
JTAG BSTNO
Humidity sensitivity level3
Number of macro cells32
Number of terminals44
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP44,.47SQ,32
Package shapeSQUARE
Package formFLATPACK
power supply3.3 V
Programmable logic typeEE PLD
propagation delay13 ns
Certification statusNot Qualified
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD

ISPLSI2032VE-110LT44I Preview

Lead-
Free
Package
Options
Available!
ispLSI 2032VE
3.3V In-System Programmable
High Density SuperFAST™ PLD
Functional Block Diagram
®
Features
• SuperFAST HIGH DENSITY IN-SYSTEM
PROGRAMMABLE LOGIC
— 1000 PLD Gates
— 32 I/O Pins, Two Dedicated Inputs
— 32 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— 100% Functional, JEDEC and Pinout Compatible
with ispLSI 2032V Devices
• 3.3V LOW VOLTAGE 2032 ARCHITECTURE
— Interfaces With Standard 5V TTL Devices
• HIGH PERFORMANCE E
2
CMOS
®
TECHNOLOGY
—
f
max
= 300 MHz Maximum Operating Frequency
—
t
pd
= 3.0 ns Propagation Delay
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— 3.3V In-System Programmability Using Boundary
Scan Test Access Port (TAP)
— Open-Drain Output Option for Flexible Bus Interface
Capability, Allowing Easy Implementation of
Wired-OR or Bus Arbitration Logic
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE
• THE EASE OF USE AND FAST SYSTEM SPEED OF
PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
— Lead-Free Package Options
A0
Output Routing Pool (ORP)
Input Bus
A2
GLB
Logic
Array
D Q
D Q
A5
D Q
A3
A4
0139Bisp/2000
Description
The ispLSI 2032VE is a High Density Programmable
Logic Device that can be used in both 3.3V and 5V
systems. The device contains 32 Registers, 32 Universal
I/O pins, two Dedicated Input Pins, three Dedicated
Clock Input Pins, one dedicated Global OE input pin and
a Global Routing Pool (GRP). The GRP provides
complete interconnectivity between all of these elements.
The ispLSI 2032VE features in-system programmability
through the Boundary Scan Test Access Port (TAP) and
is 100% IEEE 1149.1 Boundary Scan Testable. The
ispLSI 2032VE offers non-volatile reprogrammability of
the logic, as well as the interconnect to provide truly
reconfigurable systems.
The basic unit of logic on the ispLSI 2032VE device is the
Generic Logic Block (GLB). The GLBs are labeled A0, A1
.. A7 (see Figure 1). There are a total of eight GLBs in the
ispLSI 2032VE device. Each GLB is made up of four
macrocells. Each GLB has 18 inputs, a programmable
AND/OR/Exclusive OR array, and four outputs which can
be configured to be either combinatorial or registered.
Inputs to the GLB come from the GRP and dedicated
inputs. All of the GLB outputs are brought back into the
GRP so that they can be connected to the inputs of any
GLB on the device.
Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
August 2006
2032ve_11
1
Input Bus
A1
D Q
A6
Output Routing Pool (ORP)
Global Routing Pool
(GRP)
A7
Specifications
ispLSI 2032VE
Functional Block Diagram
Figure 1. ispLSI 2032VE Functional Block Diagram
GOE 0
Output Routing Pool (ORP)
Output Routing Pool (ORP)
I/O 0
I/O 1
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 7
I/O 8
I/O 9
I/O 10
I/O 11
I/O 12
I/O 13
I/O 14
I/O 15
TDI/IN 0
TDO/IN 1
A0
A7
I/O 31
I/O 30
I/O 29
I/O 28
I/O 27
I/O 26
I/O 25
I/O 24
I/O 23
I/O 22
I/O 21
I/O 20
I/O 19
I/O 18
I/O 17
I/O 16
A1
Input Bus
A2
A5
A3
A4
TMS/NC
BSCAN
Note: *Y1 and RESET are multiplexed on the same pin
Y0
Y1*
TCK/Y2
0139B/2032VE
The device also has 32 I/O cells, each of which is directly
connected to an I/O pin. Each I/O cell can be individually
programmed to be a combinatorial input, output or bi-
directional I/O pin with 3-state control. The signal levels
are TTL compatible voltages and the output drivers can
source 4 mA or sink 8 mA. Each output can be pro-
grammed independently for fast or slow output slew rate
to minimize overall output switching noise. Device pins
can be safely driven to 5 Volt signal levels to support
mixed-voltage systems.
Eight GLBs, 32 I/O cells, two dedicated inputs and two
ORPs are connected together to make a Megablock (see
Figure 1). The outputs of the eight GLBs are connected
to a set of 32 universal I/O cells by the ORPs. Each
ispLSI 2032VE device contains one Megablock.
The GRP has as its inputs the outputs from all of the GLBs
and all of the inputs from the bi-directional I/O cells. All of
these signals are made available to the inputs of the
GLBs. Delays through the GRP have been equalized to
minimize timing skew.
Clocks in the ispLSI 2032VE device are selected using
the dedicated clock pins. Three dedicated clock pins (Y0,
Y1, Y2) or an asynchronous clock can be selected on a
GLB basis. The asynchronous or Product Term clock
can be generated in any GLB for its own clock.
Programmable Open-Drain Outputs
In addition to the standard output configuration, the
outputs of the ispLSI 2032VE are individually program-
mable, either as a standard totem-pole output or an
open-drain output. The totem-pole output drives the
specified Voh and Vol levels, whereas the open-drain
output drives only the specified Vol. The Voh level on the
open-drain output depends on the external loading and
pull-up. This output configuration is controlled by a pro-
grammable fuse. The default configuration when the
device is in bulk erased state is the totem-pole configu-
ration. The open-drain/totem-pole option is selectable
through the Lattice design tools.
2
CLK 0
CLK 1
CLK 2
Generic Logic
Blocks (GLBs)
Input Bus
Global Routing Pool
(GRP)
A6
Specifications
ispLSI 2032VE
Absolute Maximum Ratings
1
Supply Voltage V
cc
.................................. -0.5 to +5.4V
Input Voltage Applied ............................... -0.5 to +5.6V
Off-State Output Voltage Applied ............ -0.5 to +5.6V
Storage Temperature .............................. -65 to +150°C
Case Temp. with Power Applied .............. -55 to 125°C
Max. Junction Temp. (T
J
) with Power Applied ... 150°C
1. Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional
operation of the device at these or at any other conditions above those indicated in the operational sections of this specification
is not implied (while programming, follow the programming specifications).
DC Recommended Operating Condition
SYMBOL
PARAMETER
Supply Voltage
Input Low Voltage
Input High Voltage
Commercial
Industrial
T
A
= 0°C to + 70°C
T
A
= -40°C to + 85°C
MIN.
3.0
3.0
V
SS
– 0.5
2.0
MAX.
3.6
3.6
0.8
5.25
UNITS
V
V
V
V
V
CC
V
IL
V
IH
Table 2-0005/2032VE
Capacitance (T
A
=25°C, f=1.0 MHz)
SYMBOL
PARAMETER
Dedicated Input Capacitance
I/O Capacitance
Clock Capacitance
TYPICAL
8
6
10
UNITS
pf
pf
pf
TEST CONDITIONS
V
CC
= 3.3V, V
IN
= 0.0V
V
CC
= 3.3V, V
I/O
= 0.0V
V
CC
= 3.3V, V
Y
= 0.0V
Table 2-0006/2032VE
C
1
C
2
C
3
Erase Reprogram Specifications
PARAMETER
Erase/Reprogram Cycles
MINIMUM
10,000
MAXIMUM
–
UNITS
Cycles
Table 2-0008A/2032VE
3
Specifications
ispLSI 2032VE
Switching Test Conditions
Input Pulse Levels
Input Rise and Fall Time
10% to 90%
Input Timing Reference Levels
Output Timing Reference Levels
Output Load
3-state levels are measured 0.5V from
steady-state active level.
GND to 3.0V
≤
1.5 ns
1.5V
1.5V
See Figure 2
Table 2-0003/2032VE
Figure 2. Test Load
+ 3.3V
R1
Device
Output
R2
CL
*
Test
Point
Output Load Conditions (see Figure 2)
TEST CONDITION
A
B
Active High
Active Low
Active High to Z
at
V
OH
-0.5V
Active Low to Z
at
V
OL
+0.5V
R1
316Ω
R2
348Ω
348Ω
348Ω
348Ω
348Ω
CL
35pF
35pF
35pF
5pF
5pF
*
CL includes Test Fixture and Probe Capacitance.
0213A/2032VE
∞
316Ω
∞
316Ω
C
Table 2-0004A/2032VE
DC Electrical Characteristics
Over Recommended Operating Conditions
SYMBOL
PARAMETER
Output Low Voltage
Output High Voltage
Input or I/O Low Leakage Current
Input or I/O High Leakage Current
BSCAN
Input Low Leakage Current
I/O Active Pull-Up Current
Output Short Circuit Current
Operating Power Supply Current
CONDITION
I
OL
= 8 mA
I
OH
= -4 mA
0V
≤
V
IN
≤
V
IL
(Max.)
(V
CC
- 0.2)V
≤
V
≤
V
CC
IN
V
CC
≤
V
IN
≤
5.25V
0V
≤
V
IN
≤
V
IL
0V
≤
V
IN
≤
V
IL
V
CC
= 3.3V, V
OUT
= 0.5V
V
IL
= 0.0V, V
IH
= 3.0V -300/-225
f
CLOCK
= 1MHz
Others
MIN.
–
2.4
–
–
–
–
–
–
–
–
TYP.
–
–
–
–
–
–
–
–
80
65
3
MAX. UNITS
0.4
–
-10
10
10
-150
-150
-100
–
–
V
V
μA
μA
μA
μA
μA
mA
mA
mA
V
OL
V
OH
I
IL
I
IH
I
IL-isp
I
IL-PU
I
OS
1
I
CC
2, 4, 5
1. One output at a time for a maximum duration of one second. V
OUT
= 0.5V was selected to avoid test problems
by tester ground degradation. Characterized but not 100% tested.
2. Measured using two 16-bit counters.
3. Typical values are at V
CC
= 3.3V and T = 25°C.
A
4. Maximum I
CC
varies widely with specific device configuration and operating frequency. Refer to Power Consumption section
of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate
maximum I
CC
.
5. Unused inputs at V
IL
= 0V.
Table 2-0007/2032VE
4
Specifications
ispLSI 2032VE
External Timing Parameters
Over Recommended Operating Conditions
PARAMETER
TEST
COND.
A
A
A
–
–
–
A
–
–
A
–
A
–
B
C
B
C
–
–
3
#
1
2
3
4
5
6
7
8
9
DESCRIPTION
1
-300
–
–
300
1
-225
–
–
225
154
250
2.5
–
4.0
6.0
–
–
–
–
MIN. MAX. MIN. MAX.
3.0
4.5
–
–
–
–
2.0
–
–
2.5
–
4.5
–
5.0
5.0
3.0
3.0
–
–
UNITS
ns
ns
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
pd1
t
pd2
f
max
f
max (Ext.)
f
max (Tog.)
t
su1
t
co1
t
h1
t
su2
t
co2
t
h2
t
r1
t
rw1
t
ptoeen
t
ptoedis
t
goeen
t
goedis
t
wh
t
wl
Data Propagation Delay, 4PT Bypass, ORP Bypass
Data Propagation Delay
Clock Frequency with Internal Feedback
2
Clock Frequency with External Feedback
(
tsu2 + tco1
)
Clock Frequency, Max. Toggle
GLB Reg. Setup Time before Clock, 4 PT Bypass
GLB Reg. Clock to Output Delay, ORP Bypass
GLB Reg. Hold Time after Clock, 4 PT Bypass
GLB Reg. Setup Time before Clock
208
333
2.0
–
0.0
2.8
–
0.0
–
3.0
–
–
–
–
1.5
1.5
10 GLB Reg. Clock to Output Delay
11 GLB Reg. Hold Time after Clock
12 Ext. Reset Pin to Output Delay, ORP Bypass
13 Ext. Reset Pulse Duration
14 Input to Output Enable
15 Input to Output Disable
16 Global OE Output Enable
17 Global OE Output Disable
18 External Synchronous Clock Pulse Duration, High
19 External Synchronous Clock Pulse Duration, Low
1. Unless noted otherwise, all parameters use a GRP load of 4, 20 PTXOR path, ORP and Y0 clock.
2. Standard 16-bit counter using GRP feedback.
3. Reference Switching Test Conditions section.
5
USE 2032VE-3
00 FOR
NEW DESIGNS
3.0
–
–
–
–
0.0
3.5
–
–
–
0.0
3.5
–
–
–
2.0
2.0
4.0
5.0
7.0
7.0
3.5
3.5
–
–
Table 2-0030A/2032VE
v.0.1
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

One of the fluorescent lamp circuits adapted to low voltage and low temperature

PT2265 (universal) infrared remote control encoding circuit

Bidirectional thyristor electrical contact temperature control circuit

ADC614 circuit block diagram

Fast charger circuit diagram using NE7556 and MAX713

Automatic voltage stabilizing power supply circuit

Chapter 8 of "EVC Advanced Programming and Application Development" uses an example to describe a problem in using ADO to access ACCESS.
Why can't the statement hr = CLSIDFromProgID( g_szADOCE31ConnProgID, &tClsid ); be executed correctly when the program creates a connection (). I only changed ADOCE30.h to ADOCE31.h in the program. In...
amsung_gs Embedded System
The serial port cannot burn the program
I bought an STM32 board on Taobao some time ago. When I received it, I found that the serial port could not burn the program. I sent it back to the seller and he said to use JTAG to fix some "protecti...
chy211 stm32/stm8
About the Self-Test Signal Generator
Is there any IC or circuit that can realize the self-test signal generator in circuit design? It means that a board is connected to another board, and there is a problem, but we don’t know which board...
qrswll Analog electronics
Bug in pyboardCN V2's built-in firmware
I found some minor bugs in the V2 firmware. I couldn't use main.py to port the official mouse example. Later, I added LED debugging and found a problem with the while statement. Commenting out the whi...
lehuijie MicroPython Open Source section
Question: What is the speed of 430 microcontroller?
I use an 8M crystal oscillator to read serial flash - AT45DB081, but the speed still does not meet my requirements (written in C language). I want to overclock, but I don't know how much the 430 can b...
独步狼 Microcontroller MCU
Mobile C++ mobile phone shutdown processing event
Mobile C++ Phone Shutdown Processing Event I want to respond to an event when the phone is turned off, and then do some other processing in this event. But now I can't get the phone shutdown event. Fo...
zxhnet Embedded System
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. M85049-1823W08A
  2. MS27468T15B35PB
  3. 632451-4B-EA
  4. CA42476M025AA
  5. DS3670N/B+
  6. 9T12063A2772WDPF4
  7. YRM23F2BBWNN
  8. M5236-11001S-15KPS
  9. KTD1302
  10. SA16A
  11. MB18_R2_00001
  12. CR2512L274P05

Popular Articles

  1. 【S3C2440】Lesson 14, Exceptions and Interrupts Study Notes
  2. Honda launches LOKI dataset to train models to predict the trajectories of pedestrians and vehicles
  3. Brief Analysis on the Selection of Material Level Switches in Flour Processing Plants
  4. Sichuan's "14th Five-Year Plan" new infrastructure plan is released, with 250,000 5G base stations by 2025
  5. Common classification of liquid level switches
  6. ATmega88 Power Saving Mode
  7. Samsung's CES 2022 keynote will be held on January 4, and the Galaxy S21 FE may be unveiled
  8. Using real-time MCUs to adapt to server power supply design trends
  9. BlackBerry officially discontinued its mobile phone business
  10. Supports PD3.1! Shanji 140W multi-port charger released: priced at 399 yuan

Technical ResourceMore

  1. GALIL controller function introduction
  2. Design and simulation of octave electronic piano based on Multisim
  3. CASIO fx-5800P Matrix Programming Calculator
  4. 80X86 microprocessor
  5. CCD camera and DSP solution
  6. \"TD-SCDMA Standards and Testing\" Technical Training - PoC Service
  7. ASP.NET Programming Basics and Applications Electronic Lesson Plan
  8. Tips for using Android phones
  9. Design of Bluetooth temperature sensor
  10. Graduation Project Management Platform Based on SSH

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 1224  503  2487  337  2087  25  11  51  7  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号