EEWORLDEEWORLDEEWORLD

Part Number

Search

RP201N261B-TR-F

Description
Fixed Positive LDO Regulator, 2.6V, 0.18V Dropout, CMOS, PDSO5, LEAD FREE, SOT-23, 5 PIN
CategoryPower/power management    The power supply circuit   
File Size336KB,2 Pages
ManufacturerRICOH Electronic Devices Co., Ltd.
Environmental Compliance  
Download Datasheet Parametric View All

RP201N261B-TR-F Overview

Fixed Positive LDO Regulator, 2.6V, 0.18V Dropout, CMOS, PDSO5, LEAD FREE, SOT-23, 5 PIN

RP201N261B-TR-F Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerRICOH Electronic Devices Co., Ltd.
Parts packaging codeSOT-23
package instructionLEAD FREE, SOT-23, 5 PIN
Contacts5
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum drop-back voltage 10.18 V
Maximum input voltage5.25 V
Minimum input voltage1.4 V
JESD-30 codeR-PDSO-G5
JESD-609 codee6/e2
length2.9 mm
Number of functions1
Number of terminals5
Maximum output current 10.15 A
Maximum output voltage 12.626 V
Minimum output voltage 12.574 V
Nominal output voltage 12.6 V
Package body materialPLASTIC/EPOXY
encapsulated codeLSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height1.3 mm
surface mountYES
technologyCMOS
Terminal surfaceTIN BISMUTH/TIN SILVER
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width1.6 mm
RP201x Series
Automatic Mode Shift 150mA LDO
The RP201x Series are CMOS-based automatic mode shift LDO regulators featuring 150mA output. In auto switching mode, the
operation can switch automatically to fast response mode or low power mode of the ECO function according to output current.
(Automatic switching to fast response mode under I
OUT
>8mA conditions or to low power mode under I
OUT
<1mA conditions.) In lower
power mode, supply current is as low as 1μA. In fast response mode, ripple rejection is 70dB and noise is low. By inputting control
signal into the AE pin, the mode of the regulator can be fixed with fast response mode. In addition to SOT-23-5 and SC-88A packages,
a 0.69mm square WLCSP-4-P5 package and a 1.2mm square DFN(PLP)1212-6 are also available.
FEATURES
Supply Current (I
SS2
) ··················· Typ. 55μA (Fast mode, V
IN
=SET V
OUT
+1V)
Supply Current (I
SS1
) ··················· Typ. 1.5μA (Low power mode, same as above, V
OUT
=2.8V)
Standby Current (I
standby
) ············· Typ. 0.1μA (Same as above, CE="L")
Dropout Voltage (V
DIF
) ················ Typ. 0.12V (I
OUT
=150mA, V
OUT
=2.8V)
Ripple Rejection (RR)················· Typ. 70dB (Fast mode, f=1kHz)
Input Voltage Range (V
IN
) ··········· 1.4V to 5.25V
Output Voltage Range (V
OUT
)······ 0.8V to 4.0V (internally fixed)
Output Voltage Accuracy ············
±
1%
Temp. coeff. of Output Voltage ·······Typ.
±
50ppm/°C
Line Regulation·······························Typ. 0.02%/V (Fast mode)
Fold-back Protection Circuit ···········Current limit Typ. 50mA
Auto-Discharge function ·················D Version
Packages ········································WLCSP-4-P5, DFN(PLP)1212-6,
SC-88A, SOT-23-5
Ceramic capacitor can be used. ·····1μF or more
(The above shows specification at Topt=25°C. Design assurance value at -40°C
<
Topt
<
85°C is also available. For details, please refer to the datasheet.)
=
=
BLOCK DIAGRAMS
RP201xxxxB
(Without Auto-Discharge function)
AE
RP201xxxxD
(With Auto-Discharge function)
AE
V
DD
V
OUT
V
DD
V
OUT
Vref
Current Limit
Vref
Current Limit
CE
GND
CE
GND
WLCSP-4-P5 type does not have
.
WLCSP-4-P5 type does not have
.
SELECTION GUIDES
Package
WLCSP-4-P5
DFN(PLP)1212-6
SC-88A
SOT-23-5
Quantity per Reel
5,000 pcs
5,000 pcs
3,000 pcs
3,000 pcs
Part No.
RP201Z.xx.1.
-TR-F
RP201K.xx.1.
-TR
RP201Q.xx.2.
-TR-F
RP201N.xx.1.
-TR-F
.xx.
: Specify the output voltage within the range 0.8V (.08.) to 4.0V (.40.)
in 0.1V steps.
: Select from (.B.) without auto-discharge function or
.∗
(.D.) with auto-discharge function
PACKAGES (Top View)
WLCSP-4-P5 DFN(PLP)1212-6
4
3
6
5
4
TYPICAL CHARACTERISTIC
SOT-23-5
5
4
SC-88A
5
4
RP201x26xx Dropout Voltage vs. Output Current
350
Dropout Voltage V
DIF
(mV)
300
250
200
150
100
50
0
0
85°C
25°C
-40°C
1
2
1
2
3
1
1
2
3
2
3
1
2
3
4
V
DD
CE
GND
V
OUT
1
2
3
4
5
6
AE
GND
CE
V
DD
NC
V
OUT
1
2
3
4
5
AE
GND
V
OUT
V
DD
CE
1
2
3
4
5
V
DD
GND
CE
AE
V
OUT
25
50
75
100 125
Output Current I
OUT
(mA)
150
∗)
WLCSP-4-P5 does not have AE pin.
APPLICATIONS
Power source for hand-held communication equipment, camera and VCRs
Power source for home appliances and digital home appliance
Power source for battery-powered equipment
No.EK-234-091101
150mA CMOS LDO Regulator
Altium DESIGNER 10 from entry to mastery (an electronic tutorial)
[i=s] This post was last edited by cute1996 on 2017-7-4 15:29[/i][attach ]310418[/attach]...
cute1996 Electronics Design Contest
Farnell Electronics doubles the number of Alipay users in China
Premier Farnell Electronics (part of Premier Farnell Group) has announced that the number of users of its Alipay service in China has doubled, and the trend is continuing to strengthen. In the year si...
探路者 Mobile and portable
AD7705 wiring problem - commonly used drawing software download
Hi guys, I have a sensor with an output voltage difference of -2.6mV ---- +5.3mV. Now I want to use AD7705 for conversion. How should I set the input signal? Should I directly connect the two ends of ...
JuneMK MCU
I have a problem drawing schematics in Altium Designer 6.9. Can anyone help me?
I used Altium Designer 6.9 to draw a 51 microcontroller. During the final rule check, the Signal PinSignalJ8_2[0] has no driver error appeared. Many errors are of this type! I don't know how to modify...
ydz787 PCB Design
MCU GPRS/GSM Development
The MCU GPRS/GSM development kit is mainly used for customers to develop GPRS wireless data communication terminals based on 8-bit MCU and Siemens MC39IGPRS module. It shows the GPRS development proce...
treetree600 Embedded System
FPGA Timing Analysis - Gated Clock 1
One principle of FPGA design is to use synchronous logic as much as possible, that is, try to use one clock in the entire design , and try to use the global clock line for this clock , that is, do not...
eeleader-mcu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 699  2233  2821  186  1720  15  45  57  4  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号