EEWORLDEEWORLDEEWORLD

Part Number

Search

0230600L

Description
Silicon Controlled Rectifier, 36.11A I(T)RMS, 600V V(DRM), 600V V(RRM), 1 Element
CategoryAnalog mixed-signal IC    Trigger device   
File Size153KB,4 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric Compare View All

0230600L Online Shopping

Suppliers Part Number Price MOQ In stock  
0230600L - - View Buy Now

0230600L Overview

Silicon Controlled Rectifier, 36.11A I(T)RMS, 600V V(DRM), 600V V(RRM), 1 Element

0230600L Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid2066747161
package instructionPRESS FIT, O-MUPF-D2
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL0
Shell connectionANODE
ConfigurationSINGLE
Maximum DC gate trigger current40 mA
JESD-30 codeO-MUPF-D2
JESD-609 codee0
Number of components1
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialMETAL
Package shapeROUND
Package formPRESS FIT
Certification statusNot Qualified
Maximum rms on-state current36.11 A
Off-state repetitive peak voltage600 V
Repeated peak reverse voltage600 V
surface mountNO
Terminal surfaceTIN LEAD
Terminal formSOLDER LUG
Terminal locationUPPER
Trigger device typeSCR

0230600L Related Products

0230600L 023 0230500L 10EDA20_15 10EDA40_15
Description Silicon Controlled Rectifier, 36.11A I(T)RMS, 600V V(DRM), 600V V(RRM), 1 Element Silicon Controlled Rectifier Silicon Controlled Rectifier, 36.11A I(T)RMS, 23000mA I(T), 500V V(DRM), 500V V(RRM), 1 Element Standard Recovery Diode Standard Recovery Diode

Recommended Resources

A puzzled question in CCS
Hey guys, I'm a newbie and I have a question I don't understand.After creating a new project and adding *.lib and *.c files, the program can run normally. Why do I need to add *.asm and *.cmd? And if ...
paddydong Analogue and Mixed Signal
Analog Electronics Course Selection Test
Watch the courses on the course list...
amperhong TI Technology Forum
About SPI mode setting
For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?...
shijizai 51mcu
[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed
InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er...
eeleader FPGA/CPLD
Is there anyone who has ported the FLASH player to WINCE?
As the title says, if anyone has this question, please contact QQ: 414858335...
eddy326 Embedded System
Summary of works participating in the "Willful DIY" activity
[font=微软雅黑][size=3]This post is a collection of works participating in the "任性DIY" event. If you haven't participated in the event yet, hurry up and join us! [/size][/font][font=微软雅黑][size=3] [/size][...
eric_wang DIY/Open Source Hardware

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2154  2084  77  2416  2456  44  42  2  49  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号