= Instantaneous forward voltage (pw = 300µs, D = 2%).
I
R
= Instantaneous reverse current.
t
rr
= Reverse recovery time (See Figure 6), summation of ta + tb.
t
a
= Time to reach peak reverse current (See Figure 6).
t
b
= Time from peak I
RM
to projected zero crossing of I
RM
based on a straight line from peak I
RM
through 25% of I
RM
(See Figure 6).
R
θJC
= Thermal resistance junction to case.
pw = pulse width.
D = duty cycle.
I
F
= 30A, dI
F
/dt = 100A/µs
I
F
= 30A, dI
F
/dt = 100A/µs
(Per Leg) T
C
= 25
o
C, Unless Otherwise Specified
TEST CONDITION
MIN
-
-
-
-
-
-
-
-
-
TYP
-
-
-
-
-
-
90
45
-
MAX
2.1
1.9
250
1
110
150
-
-
1.2
UNITS
V
V
µA
mA
ns
ns
ns
ns
o
C/W
Typical Performance Curves
200
100
I
F
, FORWARD CURRENT (A)
I
R
, REVERSE CURRENT (µA)
500
100
175
o
C
10
175
o
C
10
100
o
C
25
o
C
1.0
0.1
100
o
C
0.01
25
o
C
1
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
V
F
, FORWARD VOLTAGE (V)
0.001
0
200
400
600
800
1000
1200
V
R
, REVERSE VOLTAGE (V)
FIGURE 1. FORWARD CURRENT vs FORWARD VOLTAGE
FIGURE 2. REVERSE CURRENT vs REVERSE VOLTAGE
2
RURG30120CC
Typical Performance Curves
150
(Continued)
I
F(AV)
, AVERAGE FORWARD CURRENT (A)
40
125
30
t, TIME (ns)
100
t
rr
DC
75
20
SQ. WAVE
t
a
50
10
25
0
1
10
I
F
, FORWARD CURRENT (A)
t
b
0
30
75
100
125
150
175
T
C
, CASE TEMPERATURE (
o
C)
FIGURE 3. t
rr
, t
a
AND t
b
CURVES vs FORWARD CURRENT
FIGURE 4. CURRENT DERATING CURVE
Test Circuits and Waveforms
V
GE
AMPLITUDE AND
R
G
CONTROL dI
F
/dt
t
1 AND
t
2
CONTROL I
F
L
DUT
R
G
V
GE
t
1
t
2
CURRENT
SENSE
+
V
DD
0
I
F
dI
F
dt
ta
trr
tb
IGBT
-
0.25 I
RM
I
RM
FIGURE 5. t
rr
TEST CIRCUIT
I = 1.225A
L = 40mH
R < 0.1Ω
E
AVL
= 1/2LI
2
[V
R(AVL)
/(V
R(AVL)
- V
DD
)]
Q
1
= IGBT (BV
CES
> DUT V
R(AVL)
)
L
CURRENT
SENSE
Q
1
V
DD
DUT
R
+
V
DD
I V
FIGURE 6. t
rr
WAVEFORMS AND DEFINITIONS
V
AVL
I
L
I
L
-
t
0
t
1
t
2
t
FIGURE 7. AVALANCHE ENERGY TEST CIRCUIT
FIGURE 8. AVALANCHE CURRENT AND VOLTAGE
WAVEFORMS
All Intersil semiconductor products are manufactured, assembled and tested under
ISO9000
quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site
京公网安备 11010802033920号
EEWORLD
