EEWORLDEEWORLDEEWORLD

Part Number

Search

NM24C17FVM8

Description
EEPROM, 16KX1, Serial, CMOS, PDSO8, PLASTIC, SOIC-8
Categorystorage    storage   
File Size35KB,10 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric View All

NM24C17FVM8 Overview

EEPROM, 16KX1, Serial, CMOS, PDSO8, PLASTIC, SOIC-8

NM24C17FVM8 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerFairchild
Parts packaging codeSOIC
package instructionSOP, SOP8,.25
Contacts8
Reach Compliance Codeunknown
ECCN codeEAR99
Other features16 BYTE PAGE WRITE MODE; DATA RETENTION > 40 YEARS
Maximum clock frequency (fCLK)0.4 MHz
Data retention time - minimum40
Durability1000000 Write/Erase Cycles
I2C control byte1010MMMR
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
memory density16384 bit
Memory IC TypeEEPROM
memory width1
Number of functions1
Number of terminals8
word count16384 words
character code16000
Operating modeSYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
organize16KX1
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum seat height1.75 mm
Serial bus typeI2C
Maximum standby current0.00005 A
Maximum slew rate0.001 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
Maximum write cycle time (tWC)10 ms
write protectHARDWARE
AN-794
Using an EEPROM—
IIC
Interface
NM24C02/03/04/05/08/09/
16/17
INTRODUCTION
Fairchild Semiconductor’s NM24C EEPROMs are designed to
interface with Inter-Integrated Circuit (IIC) buses and hardware.
Fairchild’s electrically erasable programmable read only memo-
ries (EEPROMs) offer valuable security features (write protec-
tion), two write modes, three read modes and a wide variety of
memory sizes. Applications for the IIC bus and NM24C memories
are included in SANs (small-area networks), stereos, televisions,
automobiles and other scaled-down systems that don’t require
tremendous speeds but instead cost efficiency and design sim-
plicity.
Fairchild
Application Note 794
ration used by the IIC interface compared to that of the
MICROWIRE™ and SPI interface, reduced board space and pin
count allows the designer to have more creative flexibility while
reducing interconnecting cost.
OPERATING Fairchild SEMICONDUCTOR’S
NM24Cs
The NM24C E
2
PROMs require only six simple operating codes for
transmitting or receiving bits of information over the 2-wire IIC bus.
These fields are explained in greater detail below and briefly
described hereafter: a start bit, a 7-bit slave address, a read/write
bit which defines whether the slave is a transmitter or receiver, an
acknowledge bit, message bits divided into 8-bit segments and a
stop bit.
For efficient and faster serial communication between devices,
the NM24C Family features page write and sequential read.
The NM24C03/C05/C09/C16/C17 Family offers a security feature
in addition to standard features found in the NM24C02/C04/C08/
C16 Family. The security feature is beneficial in that it allows Read
Only Memory (ROM) to be implemented in the upper half of the
memory to prevent any future programming in that particular chip
section; the remaining memory that has not been write protected
can still be programmed. The security feature in the NM24C03/
C05/C09/C17 Family does not require immediate implementation
when the device is interfaced to the IIC bus, which gives the
designer the option to choose this feature at a later date. Table 1
displays the following parameters: memory content, write protect
and the maximum number of individual IIC E
2
PROMs allowed on
an IIC bus at one time if the total line capacitance is kept below 400
pF.
Code used to interface the NM24Cs with Fairchild Semiconductor’s
COP8™ Microcontroller Family is listed in a latter section of this
application note for further information to the reader.
IIC
BACKGROUND
The IIC bus configuration is an amalgam of microcontrollers and
peripheral controllers. By definition: a device that transmits sig-
nals onto the IIC bus is the “transmitter” and a device that receives
signals is the “receiver”; a device that controls signal transfers on
the line in addition to controlling the clock frequency is the “master”
and a device that is controlled by the master is the “slave”. The
master can transmit or receive signals to or from a slave, respec-
tively, or control signal transfers between two slaves, where one
is the transmitter and the other is the receiver. It is possible to
combine several masters, in addition to several slaves, onto an IIC
bus to form a multimaster system. If more than one master
simultaneously tries to control the line, an arbitration procedure
decides which master gets priority. The maximum number of
devices connected to the bus is dictated by the maximum allow-
able capacitance on the lines, 400 pF, and the protocol’s address-
ing limit of 16k; typical device capacitance is 10 pF. Up to eight
E
2
PROMs can be connected to an IIC bus, depending on the size
of the memory device implemented.
Simplicity of the IIC system is primarily due to the bidirectional 2-
wire design, a serial data line (SDA) and serial clock line (SKL),
and to the protocol format. Because of the efficient 2-wire configu-
TABLE 1.
Part No.
NM24C02
NM24C03
NM24C04
NM24C05
NM24C08
NM24C09
NM24C16
NM24C17
Number of
256x8 Page Blocks
1
1
2
2
4
4
8
8
Write Protect
Feature
No
Yes
No
Yes
No
Yes
No
Yes
Max.
Parts
8
8
4
4
2
2
1
1
© 1998 Fairchild Semiconductor Corporation
1
www.fairchildsemi.com
I have two simple questions about C64x+
1: I am using C6424, which is in little-endian mode. I saw that the CCS configuration platform can be set to big-endian mode, so I set it to big-endian mode, and everything can be compiled. Finally, w...
weidong DSP and ARM Processors
Buck average current control small signal model
Does anyone have a small signal model for buck dual-loop control? The outer loop voltage loop, the inner loop current loop, and the average current model?...
996618193 Power technology
I would like to ask the seniors for their understanding of this circuit (the problem description is very detailed)
[i=s]This post was last edited by superzkw on 2015-12-18 16:14[/i] First of all, this circuit has a physical PCB board. The board is relatively simple, but there is no schematic diagram, so I drew the...
superzkw Analog electronics
Simple analysis of embedded user graphical interface uC/GUI (transfer)
uC/GUI is a general-purpose embedded user graphical interface software developed by Micrium . It provides an effective graphical user interface independent of the processor and LCD controller for any ...
梦归魂 Real-time operating system RTOS
Wave absorbing materials produced in Japan
The following figure shows the cross section of the sturdy coating film of Borus seen under a microscope. The cross section of the coating film of the copper series coating. The cross section of the c...
JasonYoo RF/Wirelessly
The source code repository of raw-os has moved
The new raw-os code repository address is: [url]http://git.oschina.net/raw-os/raw-os[/url]...
jorya_txj Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2271  1737  970  1192  853  46  35  20  25  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号