SC28C94A1A,512 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> SC28C94A1A,512

SC28C94A1A,512: DescriptionQuad universal asynchronous receiver/transmitter (QUART); CategoryThe embedded processor and controller Microcontrollers and processors; File Size231KB，39 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

SC28C94A1A,512 Overview

Quad universal asynchronous receiver/transmitter (QUART)

SC28C94A1A,512 Parametric

Parameter Name	Attribute value
Brand Name	NXP Semiconduc
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	LCC
package instruction	QCCJ, LDCC52,.8SQ
Contacts	52
Manufacturer packaging code	SOT238-2
Reach Compliance Code	compli
Address bus width	6
boundary scan	NO
maximum clock frequency	8 MHz
letter of agreement	ASYNC, BIT
Maximum data transfer rate	0.125 MBps
External data bus width	8
JESD-30 code	S-PQCC-J52
JESD-609 code	e3
length	19.125 mm
low power mode	YES
Humidity sensitivity level	3
Number of serial I/Os	4
Number of terminals	52
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC52,.8SQ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	245
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.57 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin (Sn)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	19.125 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL

Preview

Download Datasheet

View All

INTEGRATED CIRCUITS

SC28C94

Quad universal asynchronous

receiver/transmitter (QUART)

Product data sheet

Supersedes data of 1998 Aug 19

2006 Aug 09

Philips

Semiconductors

Philips Semiconductors

Product data sheet

Quad universal asynchronous receiver/transmitter (QUART)

SC28C94

PIN DESCRIPTION

MNEMONIC

CEN

A5:0

D7:0

RDN

WRN

DACKN

TYPE

I/O

NAME AND FUNCTION

Chip Select:

Active low input that, in conjunction with RDN or WRN, indicates that the host MPU is trying to

access a QUART register. CEN must be inactive when IACKN is asserted.

Address Lines:

These inputs select a 28C94 register to be read or written by the host MPU.

8-bit Bidirectional Data Bus:

Used by the host MPU to read and write 28C94 registers.

Read Strobe:

Active low input. When this line is asserted simultaneously with CEN, the 28C94 places the

contents of the register selected by A5:0 on the D7:0 lines.

Write Strobe:

Active low input. When this line is asserted simultaneously with CEN, the 28C94 writes the data

on D7:0 into the register selected by A5:0.

Data ACKnowledge:

Active low, open-drain output to the host MPU, which is asserted subsequent to a read or

write operation. For a read operation, assertion of DACKN indicates that register data is valid on D7:0. For a

write operation, it indicates that the data on D7:0 has been captured into the indicated register. This signal

corresponds to READYN on 80x86 processors and DTACKN on 680x0 processors.

Interrupt Request:

This active low open-drain output to the host MPU indicating that one or more of the

enabled UART interrupt sources has reached an interrupt value which exceeds that pre-programmed by host

software. The IRQN can be used directly as a 680x0 processor input; it must be inverted for use as an 80x86

interrupt input. This signal requires an external pull-up resistor.

Interrupt ACKnowledge:

Active low input indicates host MPU is acknowledging an interrupt requested. The

28C94 responds by placing an interrupt vector or interrupt vector modified on D7-D0 and asserting DACKN. This

signal updates the CIR register in the interrupt logic. CEN must be high during this cycle.

Transmit Data:

Serial outputs from the four UARTs.

Receive Data:

Serial inputs to the four UARTs/

Input/Output 0:

A multi-use input or output signal for each UART. These pins can be used as general purpose

inputs, Clear to Send inputs, 1X or 16X Transmit Clock outputs or general purpose outputs. Change-of-state

detection is provided for these pins. I/O pins have approximately 1.5 Mohm pull–up device.

Input/Output 1:

A multi-use input or output signal for each UART. These pins can be used as general purpose

or 1X or 16X transmit clock inputs, or general purpose 1X or 16X receive clock outputs. Change-of-state

detection is provided for these pins. In addition, I/O1a and I/O1c can be used as Counter/Timer inputs and I/O1b

and I/O1d can be used as Counter/Timer outputs. I/O pins have approximately 1.5 Mohm pull–up device.

Input/Output 2:

A multi-use input or output signal for each UART. These pins can be used as general purpose

inputs, 1X or 16X receive clock inputs, general purpose outputs, RTS output or 1X or 16X receive clock outputs.

I/O pins have approximately 1.5 Mohm pull–up device.

Input/Output 3:

A multi-use input or output signal for each UART. These pins can be used as general purpose

inputs, 1X or 16X transmit clock inputs, general purpose outputs, or 1X or 16X transmit clock outputs. I/O pins

have approximately 1.5 Mohm pull–up device.

Master Reset:

Active high reset for the 28C94 logic. Must be asserted at power-up, may be asserted at other

times that the system is to be reset and restarted. OSC set to divide by 1, MR pointer set to 1, DACKN enabled,

I/O pins to input. Registers reset: MR0, OPR, CIR. IRQN, DTACKN, IVR Interrupt Vector, Power Down, Test

registers, FIFO pointers, Baud rate generator, Error Status, Watch Dog Timers, Change of State detectors,

counter/timer to timer, Transmitter and Receiver controllers and all interrupt bits. If reset pin is not used, then

first chip access should be to celar ‘power-down’ mode.

Crystal 1 or Communication Clock:

This pin is normally connected to one side of a 3.6864MHz or a

7.3728MHz crystal, or can be connected to an external clock up to 8MHz.

Crystal 2:

If a crystal is used, this pin should be connected to its other terminal. If an external clock is applied to

X1, this pin should be left unconnected.

Power and grounds:

respectively.

BLOCK A

BUS

INTERFACE

A0-A5

D (7:0)

INTERRUPT CONTROL

DTACKN

IACKN

BLOCK B

UARTS C/D

I/O CONTROL

I/O PORT CONTROL

COUNTER/TIMER

I/O PORT CONTROL

UARTS A/B

BAUD

RATE

GENERATOR

IRQN

IACKN

TDa-d

RDa-d

I/O0a-d

I/O

I/O1a-d

I/O

I/O2a-d

I/O

I/O3a-d

I/O

RESET

X1/CLK

, V

SD00161

Figure 3. Channel Architecture

2006 Aug 09

SC28C94A1A,512 Related Products

	SC28C94A1A,512	SC28C94A1A/S900,51
Description	Quad universal asynchronous receiver/transmitter (QUART)	Quad universal asynchronous receiver/transmitter (QUART)
Brand Name	NXP Semiconduc	NXP Semiconduc
Maker	NXP	NXP
Parts packaging code	LCC	LCC
package instruction	QCCJ, LDCC52,.8SQ	PLASTIC, MS-018, SOT-238-2, LCC-52
Contacts	52	52
Manufacturer packaging code	SOT238-2	SOT238-2
Reach Compliance Code	compli	unknow

Recommended Resources

Simple and practical remote control circuit

High voltage output power supply circuit diagram using LAS6351

Haile DZC-1000W induction cooker circuit diagram

60Hz frequency source circuit

computer fan circuit

Freescale Development Environment: Has anyone installed Freescale's KDS-1.1.1.exe development software? Mine failed in the end. What's the reason? ? Attached is a picture of the prompt. Experts, please give me some advice....; rayhui100 Embedded System

What should I pay attention to when writing win test programs on PC?: I am going to start working on Win CE development, but I have no idea about Win CE. I want to write Win CE programs on PC, but I don't want to buy a development board. Is there any software that can s...; 岁月留声机 Embedded System

Some minor issues with FPGA: For example, the Hurricane 5 series FPGA supports serdes and pcie interfaces, such as 4 pairs of serdes and 2 pcie. This can be done with dedicated pins or random IO, and then the logic can be done in...; flower_huanghua FPGA/CPLD

It seems that there is not enough space. Can someone give me some advice on how to fix this?: If anyone could help me fix this I would be very grateful.Error[e16]: Segment DATA16_Z (size: 0x201 align: 0x1) is too long for segment definition. At least 0x141 more bytes needed. The process occurr...; zhufuzhufu Microcontroller MCU

Disconnection detection: Disconnection detectionThe function of disconnection detection or no-load detection needs to be implementedThe implementation principle: By detecting the voltage drop of the input resistor of the char...; QWE4562009 Discrete Device

EEWORLD University Hall----Live Replay: How to Make Full Use of Drift Amplifiers: Live Replay: How to Make the Most of Drift Amplifiers : https://training.eeworld.com.cn/course/4531...; hi5 Analog electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components