PCA9554PW/G,118 datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PCA9554PW/G,118

PCA9554PW/G,118: Description8 I/O, PIA-GENERAL PURPOSE, PQCC16; CategoryThe embedded processor and controller Microcontrollers and processors; File Size379KB，30 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

PCA9554PW/G,118 Overview

8 I/O, PIA-GENERAL PURPOSE, PQCC16

PCA9554PW/G,118 Parametric

Parameter Name	Attribute value
Source Url Status Check Date	2013-10-15 00:00:00
Brand Name	NXP Semiconduc
Maker	NXP
Parts packaging code	TSSOP
package instruction	TSSOP,
Contacts	16
Manufacturer packaging code	SOT403-1
Reach Compliance Code	unknow
JESD-30 code	R-PDSO-G16
JESD-609 code	e4
length	5 mm
Number of I/O lines	8
Number of ports	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Maximum seat height	1.1 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	2.3 V
Nominal supply voltage	3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
width	4.4 mm
uPs/uCs/peripheral integrated circuit type	PARALLEL IO PORT, GENERAL PURPOSE

Preview

Download Datasheet

View All

PCA9554; PCA9554A

8-bit I

C-bus and SMBus I/O port with interrupt

Rev. 8 — 26 July 2011

Product data sheet

1. General description

The PCA9554 and PCA9554A are 16-pin CMOS devices that provide 8 bits of General

Purpose parallel Input/Output (GPIO) expansion for I

C-bus/SMBus applications and

were developed to enhance the NXP Semiconductors family of I

C-bus I/O expanders.

The improvements include higher drive capability, 5 V I/O tolerance, lower supply current,

individual I/O configuration, 400 kHz clock frequency, and smaller packaging. I/O

expanders provide a simple solution when additional I/O is needed for ACPI power

switches, sensors, push buttons, LEDs, fans, etc.

The PCA9554/PCA9554A consist of an 8-bit Configuration register (Input or Output

selection); 8-bit Input Port register, 8-bit Output Port register and an 8-bit Polarity

Inversion register (active HIGH or active LOW operation). The system master can enable

the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for

each input or output is kept in the corresponding Input Port or Output Port register. The

polarity of the read register can be inverted with the Polarity Inversion register. All

registers can be read by the system master. Although pin-to-pin and I

C-bus address

compatible with the PCF8574 series, software changes are required due to the

enhancements and are discussed in

Application Note AN469.

The PCA9554/PCA9554A open-drain interrupt output is activated when any input state

differs from its corresponding Input Port register state and is used to indicate to the

system master that an input state has changed. The power-on reset sets the registers to

their default values and initializes the device state machine.

Three hardware pins (A0, A1, A2) vary the fixed I

C-bus address and allow up to eight

devices to share the same I

C-bus/SMBus. The PCA9554A is identical to the PCA9554

except that the fixed I

C-bus address is different allowing up to sixteen of these devices

(eight of each) on the same I

C-bus/SMBus.

2. Features and benefits



Operating power supply voltage range of 2.3 V to 5.5 V

5 V tolerant I/Os

Polarity Inversion register

Active LOW interrupt output

Low standby current

Noise filter on SCL/SDA inputs

No glitch on power-up

Internal power-on reset

8 I/O pins which default to 8 inputs

0 Hz to 400 kHz clock frequency

PCA9554PW/G,118 Related Products

	PCA9554PW/G,118	PCA9554D,112	PCA9554D/G,528	PCA9554AD/G,518	PCA9554ABS,115	PCA9554ADB,112	PCA9554APW/G,118	PCA9554DB,112	PCA9554DB/G,118
Description	8 I/O, PIA-GENERAL PURPOSE, PQCC16	8 I/O, PIA-GENERAL PURPOSE, PDSO16	8 I/O, PIA-GENERAL PURPOSE, PQCC16	8 I/O, PIA-GENERAL PURPOSE, PQCC16	8 I/O, PIA-GENERAL PURPOSE, PQCC16	8 I/O, PIA-GENERAL PURPOSE, PDSO16	8 I/O, PIA-GENERAL PURPOSE, PQCC16	8 I/O, PIA-GENERAL PURPOSE, PDSO16	8 I/O, PIA-GENERAL PURPOSE, PQCC16
Brand Name	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc
Maker	NXP	NXP	NXP	NXP	NXP	NXP	NXP	NXP	NXP
Parts packaging code	TSSOP	SOP	SOP	SOP	QFN	SSOP1	TSSOP	SSOP1	SSOP1
package instruction	TSSOP,	SOP, SOP16,.4	SOP,	7.50 MM, PLASTIC, MS-013, SOT162-1, SOP-16	HVQCCN,	SSOP, SSOP16,.3	4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16	SSOP, SSOP16,.3	SSOP,
Contacts	16	16	16	16	16	16	16	16	16
Manufacturer packaging code	SOT403-1	SOT162-1	SOT162-1	SOT162-1	SOT629-1	SOT338-1	SOT403-1	SOT338-1	SOT338-1
Reach Compliance Code	unknow	compli	unknow	unknow	unknow	compli	unknow	compli	unknow
JESD-30 code	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	S-PQCC-N16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16
JESD-609 code	e4	e4	e4	e4	e4	e4	e4	e4	e4
length	5 mm	10.3 mm	10.3 mm	10.3 mm	4 mm	6.2 mm	5 mm	6.2 mm	6.2 mm
Number of I/O lines	8	8	8	8	8	8	8	8	8
Number of ports	1	1	1	1	1	1	1	1	1
Number of terminals	16	16	16	16	16	16	16	16	16
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	SOP	SOP	SOP	HVQCCN	SSOP	TSSOP	SSOP	SSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH
Maximum seat height	1.1 mm	2.65 mm	2.65 mm	2.65 mm	1 mm	2 mm	1.1 mm	2 mm	2 mm
Maximum supply voltage	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V	2.3 V
Nominal supply voltage	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	NO LEAD	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	1.27 mm	1.27 mm	1.27 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	QUAD	DUAL	DUAL	DUAL	DUAL
width	4.4 mm	7.5 mm	7.5 mm	7.5 mm	4 mm	5.3 mm	4.4 mm	5.3 mm	5.3 mm
uPs/uCs/peripheral integrated circuit type	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE
Source Url Status Check Date	2013-10-15 00:00:00	-	2013-10-15 00:00:00	2013-10-15 00:00:00	2013-06-14 00:00:00	-	2013-10-15 00:00:00	-	2013-10-15 00:00:00

Recommended Resources

AC voltage current

Lead acid battery charger circuit

A,D conversion circuit diagram

Zero sequence current phase failure protection circuit

"Philippine" logic element configuration circuit

toy doll circuit

Super PCB wiring design experience with schematic diagram (Part 3): There are many issues to consider when wiring, but the most basic thing is to be thorough and cautious. The most harmful situation of parasitic components The main parasitic components generated by pr...; ohahaha PCB Design

TRUWB digital receiver performance based on ADC and its FPGA implementation.pdf: TRUWB digital receiver performance based on ADC and its FPGA implementation.pdf...; zxopenljx FPGA/CPLD

I want to design a wireless competition answering machine based on CPLD: I have no idea which chip is better....; huohuohbuo FPGA/CPLD

USB camera OV511+OV7620, the captured image is not clear: Environment: WINCE ARM11 Device: Mesh V2000, OV511+USB camera Resource: Refer to the WINCE_OV511 on the Internet, the one with driver+host computer+PPT explanation Test results: YUV420->RGB image is a...; ENG Embedded System

【sensorTile Review】02: Software and Hardware Development Environment Review: SensorTile is quite different from other basic development boards released by ST. ST's basic development boards are the Nucleo series and the Discovery series. Nucleo is the simplest, with STLink+MCU,...; johnrey MEMS sensors

Two STM32 communication problems: Hello STM32 experts, please help me solve the SPI communication problem. The data I sent is 0x44. The received data is 0x11, 0x22, 0x33, 0x44. I think it is the problem of clock polarity and clock pha...; 贝多芬爵士 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components