AK591024ASN-80 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> AK591024ASN-80

AK591024ASN-80: DescriptionDRAM; Categorystorage storage; File Size93KB，2 Pages; ManufacturerACCUTEK; Websitehttp://www.accutekmicro.com/

Download Datasheet Parametric View All

AK591024ASN-80 Overview

DRAM

AK591024ASN-80 Parametric

Parameter Name	Attribute value
Maker	ACCUTEK
package instruction	,
Reach Compliance Code	compliant

AK591024ASN-80 Preview

DESCRIPTION

Accutek

Microcircuit

Corporation

AK591024AS / AK591024AG

1,048,576 Word X 9 bit, CMOS

Dynamic Random Access Memory

Front View

30-Pin SIM

The Accutek AK591024 high density memory modules is a random

access memory organized in 1 Meg x 9 bit words. The assembly

consists of two 1 Meg x 4 and one 1 Meg x 1 DRAMs in surface

mount packages mounted on the front side of a printed circuit board.

The module can be configured as a leadless 30 pad SIM or a leaded

30 pin SIP. This packaging approach provides a better than 6 to 1

density increase over standard DIP packaging.

The operation of the AK591024 is identical to two 1 Meg x 4 plus one

1 Meg x 1 DRAMs. For the lower eight bits, the data input is tied to

data output and brought out separately for each 1 Meg x 4 device,

with common RAS, CAS and WE control. The OE pins are tied to

Vss which dictates the use of early-write cycles to prevent conten-

tion of D and Q. Since the Write-Enable (WE) signal must always go

low before CAS in a write cycle, Read-Write and Read-Modify-Write

operation is not possible. For the ninth bit, the data input (D

and

data output (Q

) pins are brought out separately and controlled by a

separate PCAS for that bit. Bit nine is generally used for parity.

30-Pin SIP

FEATURES

1,048,576 x 9 bit organization

Optional 30 Pad SIM (Single In-Line Module) or 30 Pin leaded

SIP (Single In-Line Package)

JEDEC standard pinout

Common CAS, RAS and WE control for the lower eight bits

1024 refresh cycles/16ms

Separate PCAS control for D

and Q

Power:

1.650 Watt Max Active (60 nS)

1.485 Watt Max Active (70 nS)

1.265 Watt Max Active (80 nS)

23.5 mWatt Standby (max)

Operating free air temperature: 0

to 70

Upward compatible with and AK594096 and AK5916384

Downward compaitble with AK59256

Functionally and Pin compatible with AK491024

PIN NOMENCLATURE

- DQ

- A

CAS, PCAS

RAS

Vcc

Vss

Data In / Data Out

Data In

Data Out

Address Inputs

Column Address Strobe

Row Address Strobe

Write Enable

5v Supply

Ground

No Connect

PIN ASSIGNMENT

PIN #

SYMBOL

PIN #

SYMBOL

FUNCTIONAL DIAGRAM

DQ5

DQ6

Vss

DQ7

DQ8

RAS

PCAS

Vcc

CAS

DQ1

DQ2

Vss

DQ3

DQ4

- A

RAS +

CAS +

WE +

DQ1 +

DQ2 +

DQ3 +

DQ4 +

- A

* RAS

* CAS

* WE

* DQ1

* DQ2

* DQ3

* DQ4

DQ5

DQ6

DQ7

DQ8

- A

* RAS

* CAS

* WE

* DQ1

* DQ2

* DQ3

* DQ4

MODULE OPTIONS

Leadless SIM: AK591024ASP

Leaded SIP: AK591024AGP

PCAS +

- A

* RAS

* CAS

* WE

D9 +

Q9 +

Q *

Position

ORDERING INFORMATION

PART NUMBER CODING INTERPRETATION

MECHANICAL DIMENSIONS

Inches

Product

AK = Accutek Memory

Type

4 = Dynamic RAM

5 = CMOS Dynamic RAM

6 = Static RAM

Organization/Word Width

1 = by 1 16 = by 16

4 = by 4 32 = by 32

8 = by 8 36 = by 36

9 = by 9

Size/Bits Depth

64 = 64K

4096 = 4 MEG

256 = 256K

8192 = 8 MEG

1024 = 1 MEG 16384 = 16 MEG

Package Type

G = Single In-Line Package (SIP)

S = Single In-Line Module (SIM)

D = Dual In-Line Package (DIP)

W = .050 inch Pitch Edge Connect

Z = Zig-Zag In-Line Package (ZIP)

Special Designation

P = Page Mode

N = Nibble Mode

K = Static Column Mode

W = Write Per Bit Mode

V = Video Ram

Separator

- = Commercial 0

C to +70

M = Military Equivalent Screened

(-55

C to +125

I = Industrial Temperature Tested

(-45

C to +85

X = Burned In

Speed (first two significant digits)

DRAMS

SRAMS

50 = 50 nS

8 =

8 nS

60 = 60 nS

10 = 10 nS

70 = 70 nS

12 = 12 nS

80 = 80 nS

15 = 15 nS

0.505

0.495

0.260

0.240

0.085

0.075

0.325

0.275

0.100

TYP

0.100

T.P.

0.024

0.016

0.505

0.495

0.100

T.P.

3.110

3.090

Do Not Install

3.510

3.490

Do Not Install

0.053

0.047

0.200"

MAX

0.100

TYP

The numbers and coding on this page do not include all variations

available but are show as examples of the most widely used variations.

Contact Accutek if other information is required.

EXAMPLES:

AK591024AGP-60

1 Meg x 9, 60 nSEC, DRAM, SIP Configuration, 30 Pin

AK591024ASP-70

1 Meg x 9, 70 nSEC, DRAM, SIM Configuration, 30 Pin

ACCUTEK MICROCIRCUIT CORPORATION

BUSINESS CENTER at NEWBURYPORT

2 NEW PASTURE ROAD, SUITE 1

NEWBURYPORT, MA 01950-4054

VOICE: 978-465-6200 FAX: 978-462-3396

Email: accutek@seacoast.com

Internet: www.accutekmicro.com

Accutek Reserves the right to make changes in specifications at any

time and without notice. Accutek does not assume any responsibility

for the use of any circuitry described; no circuit patent licenses are im-

plied. Preliminary data sheets contain minimum and maximum limits

based upon design objectives, which are subject to change upon full

characterization over the specific operating conditions.

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Octal counter circuit with clearing function b

5W 40-500kHz power amplifier

Programmable function generator circuit

TTL interface circuit for driving high-power loads

TIL189-1 to TIL189-4/TIL190-1/TIL190-4 type AC input photocoupler/optical isolation circuit

Charging a button battery

Some experience in compiling DSP code: I helped a colleague compile a DSP code. When I compiled it in CCS5, it said that it could not find csl.h. When I transferred it to CCS3.3, it said that the _CACHE_clean symbol was undefined, but ther...; Jacktang DSP and ARM Processors

TI Cup C Question Discussion: [align=center][b]Simple DC Electronic Load (Question C) [/b][/align][align=center][b][font=华文中宋][size=14.0pt] [Undergraduate Group] [/size][/font][/b][/align][align=left][b]1. [/b][b]Task [/b][/align]...; wengjiangang Power technology

mp3 module: I would like to ask if any of you have made or are making MP3 modules? Based on single chip microcomputer [[i] This post was last edited by guoyuanqiang on 2010-12-10 16:34 [/i]]...; guoyuanqiang MCU

FSM writing exercise for simulating traffic management, vhdl required: I got it by accident, and I want to share it with you. It's a bit complicated, and I need to spend some time to sort it out. You can find it in my uploaded resources, vhdl fsm example. The cheating fl...; osoon2008 FPGA/CPLD

Stacking Technology: Due to the trend of miniaturization and performance development, designers have been striving to achieve the highest possible functions and performance of electronic products in the smallest possible ...; oych1017 Embedded System

Please recommend some useful C55 series DSP reference books: Personally, I feel that just looking at the information provided by the development board is not enough to get started quickly. I borrowed some books from the library and felt that learning was more e...; ttxs_2013 DSP and ARM Processors

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components