EEWORLDEEWORLDEEWORLD

Part Number

Search

550GF160M000DGR

Description
CMOS Output Clock Oscillator, 160MHz Nom, ROHS COMPLIANT PACKAGE-6
CategoryPassive components    oscillator   
File Size109KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

550GF160M000DGR Overview

CMOS Output Clock Oscillator, 160MHz Nom, ROHS COMPLIANT PACKAGE-6

550GF160M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresCOMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage2.5 V
Minimum control voltage
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate75 ppm
frequency stability50%
JESD-609 codee4
linearity10%
Installation featuresSURFACE MOUNT
Nominal operating frequency160 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1.4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
6
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
2
5
CLK–
GND
3
4
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.1 4/13
Copyright © 2013 by Silicon Laboratories
Si550
LM3S8962UART controls MODEM communication, one of the MODEMAT instructions
1. Introduction to MODEM:MODEM is actually a combination of two English abbreviations: MOdulator and DEModulator, which means "modem" in Chinese. The main function of MODEM is to convert data between ...
beyondvv Microcontroller MCU
How to operate touchpad through device file /dev/psaux?
What should I do if I want to use system calls to operate the device file /dev/psaux to turn touchpad off and on or check whether the current touchpad is available?...
bjhualin Embedded System
Please ignore the points
Just for points...
skdarkness Embedded System
2015 Renesas Electronics Design Contest: Development Board Peripheral Materials Collection
[font=微软雅黑][size=4][color=#c0c0c0]The free application for the 2015 Renesas Electronics DIY Competition Development Board is in progress. Netizens who want to participate, please click ([url=https://w...
EEWORLD社区 Renesas Electronics MCUs
EVC4.0 implements irregular windows
Dear heroes: I transplanted the code for implementing irregular windows under VC to EVC4.0, but I can't see the effect and the dialog box can't be displayed! The main functions are as follows: void CB...
arcsink Embedded System
Regarding the arm assembly problem (using armasm.exe that comes with Evc), why can't the bne loop pass?
armasm 1.asm: AREA |.text|, CODE EXPORT strcopy strcopy PROC mov r10, #8 loop: bne loop ENDP END cannot be passed here Hint: D:\1.asm(8) : error A0034: undefined symbol: loop bne loop Please help....
lihui19850618 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 536  993  1056  2083  2716  11  20  22  42  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号