74LVC374APW,118 datasheet, PDF

Datasheet> All Categories > logic> logic> 74LVC374APW,118

74LVC374APW,118: DescriptionLVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20; Categorylogic logic; File Size221KB，19 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74LVC374APW,118 Overview

LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20

74LVC374APW,118 Parametric

Parameter Name	Attribute value
Brand Name	NXP Semiconduc
Is it Rohs certified?	conform to
Parts packaging code	TSSOP2
package instruction	TSSOP, TSSOP20,.25
Contacts	20
Manufacturer packaging code	SOT360-1
Reach Compliance Code	compli
series	LVC/LCX/Z
JESD-30 code	R-PDSO-G20
JESD-609 code	e4
length	6.5 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
Maximum Frequency@Nom-Su	120000000 Hz
MaximumI(ol)	0.024 A
Humidity sensitivity level	1
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP20,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Su	9 ns
propagation delay (tpd)	10 ns
Certification status	Not Qualified
Maximum seat height	1.1 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	2.7 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Trigger type	POSITIVE EDGE
width	4.4 mm
Base Number Matches	1

Preview

Download Datasheet

View All

74LVC374A

Octal D-type flip-flop; 5 V tolerant inputs/outputs;

positive-edge trigger; 3-state

Rev. 3 — 6 December 2012

Product data sheet

1. General description

The 74LVC374A is an octal D-type flip-flop featuring separate D-type inputs for each

flip-flop and 3-state outputs for bus-oriented applications. A clock input (CP) and an

outputs enable input (OE) are common to all flip-flops.

The eight flip-flops will store the state of their individual D-inputs that meet the set-up and

hold times requirements on the LOW-to-HIGH CP transition.

When pin OE is LOW, the contents of the eight flip-flops is available at the outputs. When

pin OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE

input does not affect the state of the flip-flops.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be

applied to the outputs. These features allow the use of these devices as translators in

mixed 3.3 V and 5 V applications.

The 74LVC374A is functionally identical to the 74LVC574A, but has a different pin

arrangement.

2. Features and benefits



5 V tolerant inputs/outputs; for interfacing with 5 V logic

Wide supply voltage range from 1.2 V to 3.6 V

CMOS low power consumption

Direct interface with TTL levels

High-impedance when V

= 0 V

8-bit positive edge-triggered register

Independent register and 3-state buffer operation

Complies with JEDEC standard:



JESD8-7A (1.65 V to 1.95 V)



JESD8-5A (2.3 V to 2.7 V)



JESD8-C/JESD36 (2.7 V to 3.6 V)



ESD protection:



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-B exceeds 200 V



CDM JESD22-C101E exceeds 1000 V



Specified from

40 C

to +85

C

and

40 C

to +125

C

74LVC374APW,118 Related Products

	74LVC374APW,118	74LVC374ADB,112	74LVC374ADB,118	74LVC374ADB/G,118	74LVC374ABQ,115
Description	LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20	LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20	LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20	LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20	LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PQCC20
Brand Name	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc
package instruction	TSSOP, TSSOP20,.25	5.30 MM, PLASTIC, MO-150, SOT-339-1, SSOP-20	SSOP, SSOP20,.3	5.30 MM, PLASTIC, MO-150, SOT-339-1, SSOP-20	HVQCCN, LCC20,.1X.18,20
Reach Compliance Code	compli	compli	compli	unknow	compli
Is it Rohs certified?	conform to	conform to	conform to	-	conform to
Parts packaging code	TSSOP2	SSOP2	SSOP2	-	QFN
Contacts	20	20	20	-	20
Manufacturer packaging code	SOT360-1	SOT339-1	SOT339-1	-	SOT764-1
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	-	LVC/LCX/Z
JESD-30 code	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	-	R-PQCC-N20
JESD-609 code	e4	e4	e4	-	e4
length	6.5 mm	7.2 mm	7.2 mm	-	4.5 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	-	50 pF
Logic integrated circuit type	BUS DRIVER	BUS DRIVER	BUS DRIVER	-	BUS DRIVER
Maximum Frequency@Nom-Su	120000000 Hz	120000000 Hz	120000000 Hz	-	120000000 Hz
MaximumI(ol)	0.024 A	0.024 A	0.024 A	-	0.024 A
Humidity sensitivity level	1	1	1	-	1
Number of digits	8	8	8	-	8
Number of functions	1	1	1	-	1
Number of ports	2	2	2	-	2
Number of terminals	20	20	20	-	20
Maximum operating temperature	125 °C	125 °C	125 °C	-	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	-	3-STATE
Output polarity	TRUE	TRUE	TRUE	-	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	TSSOP	SSOP	SSOP	-	HVQCCN
Encapsulate equivalent code	TSSOP20,.25	SSOP20,.3	SSOP20,.3	-	LCC20,.1X.18,20
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	-	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
method of packing	TAPE AND REEL	TUBE	TAPE AND REEL	-	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	260	260	-	260
power supply	3.3 V	3.3 V	3.3 V	-	3.3 V
Prop。Delay @ Nom-Su	9 ns	9 ns	9 ns	-	9 ns
propagation delay (tpd)	10 ns	10 ns	10 ns	-	10 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified
Maximum seat height	1.1 mm	2 mm	2 mm	-	1 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	-	3.6 V
Minimum supply voltage (Vsup)	1.2 V	1.2 V	1.2 V	-	1.2 V
Nominal supply voltage (Vsup)	2.7 V	2.7 V	2.7 V	-	2.7 V
surface mount	YES	YES	YES	-	YES
technology	CMOS	CMOS	CMOS	-	CMOS
Temperature level	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	-	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	-	NICKEL PALLADIUM GOLD
Terminal form	GULL WING	GULL WING	GULL WING	-	NO LEAD
Terminal pitch	0.65 mm	0.65 mm	0.65 mm	-	0.5 mm
Terminal location	DUAL	DUAL	DUAL	-	QUAD
Maximum time at peak reflow temperature	30	30	30	-	30
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	-	POSITIVE EDGE
width	4.4 mm	5.3 mm	5.3 mm	-	2.5 mm
Base Number Matches	1	1	1	-	1

Recommended Resources

Thermal wire circuit diagram A

Flyback converter circuit diagram

Negative pressure and voltage doubler conversion circuit diagram

Refrigerator open door alarm circuit

High input and high output integrated regulated power supply circuit 4

Charging a single 4.2V Li-ion battery using the LTC732 as a controller

I want to develop into a computer architecture engineer, what should I pay attention to?: I have been working as a C++ engineer for several years and have always been interested in low-level development and hardware. I would like to develop in the direction of architecture and plan to do m...; henluo Embedded System

JTAG cannot discover hardware: This is my first time to do an ARM experiment. My ARM development board is LPC2103. I connected it with JTAG, and the lights on the JTAG are all on. Why can't the hardware be discovered? Is it a probl...; 冬小麦 Embedded System

Finally caught up: I saw an application a few days ago. I happened to be doing traffic monitoring and needed high-speed storage. I could buy this microcontroller and try it....; yff Microcontroller MCU

Questions about C code when using LPC1100 routines on ZLG: Hello everyone: Dear experts When I was using the LPC1100 routine on ZLG, I found the following C code:zy_if.crt_sys_c.crt_sys.h How should I understand these functions? What information should I refe...; xiaohunhunalan NXP MCU

Thanks to friends in the Unix/Linux community for giving me another 200 points: The reason is as posted above. I was too busy at work in August and didn’t have time to attend EEWorld!...; zifengye1983 Linux and Android

vs2005 cannot debug: Using ActiveSync to automatically obtain an IP address1>------ Started deployment: Project: Restore, Configuration: Debug PFE70T (ARMV4I) ------ 1>All attempts to connect to the deployment target at p...; yeca3000 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components