D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
Precision JFET, High Speed,
Dual Operational Amplifier
OP249
FEATURES
Fast slew rate: 22 V/μs typical
Settling time (0.01%): 1.2 μs maximum
Offset voltage: 200 μV typical
High open-loop gain: 1000 V/mV minimum
Low total harmonic distortion: 0.002% typical
PIN CONFIGURATIONS
OUT A
–IN A
+IN A
V–
1
2
3
4
OP249
A
B
8
7
6
5
V+
OUT B
00296-001
–IN B
+IN B
Figure 1. 8-Lead CERDIP (Q-8) and
8-Lead PDIP (N-8)
APPLICATIONS
Output amplifier for fast DACs
Signal processing
Instrumentation amplifiers
Fast sample-and-holds
Active filters
Low distortion audio amplifiers
Input buffer for ADCs
Servo controllers
+IN A
V–
+IN B
–IN B
1
2
3
4
8
–IN A
OUT A
V+
OUT B
00296-002
A
7
6
5
OP249
B
Figure 2. 8-Lead SOIC (R-8)
GENERAL DESCRIPTION
The OP249 is a high speed, precision dual JFET op amp, similar
to the popular single op amp. The OP249 outperforms available
dual amplifiers by providing superior speed with excellent dc
performance. Ultrahigh open-loop gain (1 kV/mV minimum),
low offset voltage, and superb gain linearity makes the OP249
the industry’s first true precision, dual high speed amplifier.
With a slew rate of 22 V/μs typical and a fast settling time of less
than 1.2 μs maximum to 0.01%, the OP249 is an ideal choice for
high speed bipolar DAC and ADC applications. The excellent
dc performance of the OP249 allows the full accuracy of high
resolution CMOS DACs to be realized.
Symmetrical slew rate, even when driving large load, such as,
600 Ω or 200 pF of capacitance and ultralow distortion, make
the OP249 ideal for professional audio applications, active filters,
high speed integrators, servo systems, and buffer amplifiers.
0.01
870ns
100
90
T
A
= 25°C
V
S
= ±15V
V
O
= 10V p-p
R
L
= 10kΩ
A
V
= 1
100
90
00296-003
00296-004
10mV
500ns
0.001
20
5V
1µs
100
1k
10k 20k
Figure 3. Fast Settling (0.01%)
Figure 4. Low Distortion, A
V
= 1, R
L
= 10 kΩ
Figure 5. Excellent Output Drive, R
L
= 600 Ω
Rev. G
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©1989–2010 Analog Devices, Inc. All rights reserved.
00296-005
10
0%
10
0%
OP249
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Pin Configurations ........................................................................... 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Electrical Characteristics ............................................................. 3
Absolute Maximum Ratings............................................................ 6
ESD Caution .................................................................................. 6
Typical Performance Characteristics ..............................................7
Applications Information .............................................................. 13
Open-Loop Gain Linearity ....................................................... 14
Offset Voltage Adjustment ........................................................ 14
Settling Time ............................................................................... 14
DAC Output Amplifier .............................................................. 15
Discussion on Driving ADCs ................................................... 16
Outline Dimensions ....................................................................... 17
Ordering Guide .......................................................................... 18
REVISION HISTORY
4/10—Rev. F to Rev. G
Changes to Features Section and General Description Section . 1
Changes to Offset Voltage Parameter, Table 1 .............................. 3
Deleted Long Term Offset Voltage Parameter and
Note 1, Table 1 ...................................................................................
3
Changes to Offset Voltage Parameter, Offset Voltage
Temperature Coefficient Parameter, and Note 1, Table 3 ........... 5
Delete OP249F Columns, Table 3................................................... 5
Changes to Offset Voltage Parameter and Offset Voltage
Temperature Coefficient Parameter, Table 4................................. 5
Inserted OP249F Columns, Table 4 ............................................... 5
Changes to Discussion on Driving ADCs Section ..................... 16
Deleted Figure 52 and Figure 53 ................................................... 17
5/07—Rev. E to Rev. F
Updated Format .................................................................. Universal
Changes to Table 1 ............................................................................ 3
Changes to Table 2 ............................................................................ 4
Changes to Table 3 and Table 4 ....................................................... 5
Changes to Table 5 ............................................................................ 6
Changes to Figure 31 ...................................................................... 11
Changes to Figure 37 and Figure 38 ............................................. 12
Deleted OP249 SPICE Macro-Model Section ............................ 14
Deleted Figure 18; Renumbered Sequentially ............................ 14
Deleted Table I ................................................................................ 15
Changes to Discussion on Driving ADCs Section ..................... 17
Updated Outline Dimensions ....................................................... 18
Changes to Ordering Guide .......................................................... 19
9/01—Rev. D to Rev. E
Edits to Features and Pin Connections ..........................................1
Edits to Electrical Characteristics .............................................. 2, 3
Edits to Absolute Maximum Ratings, Package Type, and
Ordering Guide..................................................................................4
Deleted Wafer Test Limits and Dice Characteristics Section ......5
Edits to Typical Performance Characteristics ................................8
Edits to Macro-Model Figure........................................................ 15
Edits to Outline Dimensions......................................................... 17
Rev. G | Page 2 of 20
OP249
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
V
S
= ±15 V, T
A
= 25°C, unless otherwise noted.
Table 1.
Parameter
Offset Voltage
Offset Stability
Input Bias Current
Input Offset Current
Input Voltage Range
1
Symbol
V
OS
I
B
I
OS
IVR
Conditions
V
CM
= 0 V
V
CM
= 0 V, T
A
= 25°C
V
CM
= 0 V, T
A
= 25°C
±11
Common-Mode Rejection
Power-Supply Rejection Ratio
Large Signal Voltage Gain
Output Voltage Swing
CMR
PSRR
A
VO
V
O
V
CM
= ±11 V
V
S
= ± 4.5 V to ±18 V
V
O
= ±10 V, R
L
= 2 kΩ
R
L
= 2 kΩ
80
1000
±12.0
Short-Circuit Current Limit
I
SC
Output shorted to
ground
±20
Supply Current
Slew Rate
Gain Bandwidth Product
2
Settling Time
Phase Margin
Differential Input Impedance
Open-Loop Output Resistance
Voltage Noise
Voltage Noise Density
I
SY
SR
GBW
t
S
Θ
M
Z
IN
R
O
e
n
p-p
e
n
No load, V
O
= 0 V
R
L
= 2 kΩ, C
L
= 50 pF
10 V step 0.01%
3
0 dB gain
−33
5.6
22
4.7
0.9
55
10
12
||6
35
2
75
26
17
16
0.003
±15
−12.5
36
±50
7.0
18
3.5
1.2
±20
–33
5.6
22
4.7
0.9
55
10
12
||6
35
2
75
26
17
16
0.003
±15
−12.5
90
12
1400
12.5
Min
OP249A
Typ
0.2
1.5
30
6
12.5
Max
0.75
75
25
±11
80
31.6
500
±12.0
–12.5
36
±50
7.0
–12.5
90
12
1200
12.5
Min
OP249F
Typ
0.2
1.5
30
6
12.5
Max
0.9
75
25
Unit
mV
μV/month
pA
pA
V
V
V
dB
μV/V
V/mV
V
V
V
mA
mA
mA
mA
V/μs
MHz
μs
Degrees
Ω||pF
Ω
μV p-p
nV/√Hz
nV/√Hz
nV/√Hz
nV/√Hz
pA/√Hz
V
50
18
3.5
1.2
Current Noise Density
Voltage Supply Range
1
2
i
n
V
S
0.1 Hz to 10 Hz
f
O
= 10 Hz
f
O
= 100 Hz
f
O
= 1 kHz
f
O
= 10 kHz
f
O
= 1 kHz
±4.5
±18
±4.5
±18
Guaranteed by CMR test.
Guaranteed by design.
3
Settling time is sample tested.
Rev. G | Page 3 of 20
OP249
V
S
= ±15 V, T
A
= 25°C, unless otherwise noted.
Table 2.
Parameter
Offset Voltage
Input Bias Current
Input Offset Current
Input Voltage Range
1
Symbol
V
OS
I
B
I
OS
IVR
Conditions
V
CM
= 0 V
V
CM
= 0 V, T
A
= 25°C
V
CM
= 0 V T
A
= 25°C
Min
OP249G
Typ
0.4
40
10
12.5
−12.0
90
12
1100
12.5
−12.5
36
±20
Supply Current
Slew Rate
Gain Bandwidth Product
2
Settling Time
Phase Margin
Differential Input Impedance
Open-Loop Output Resistance
Voltage Noise
Voltage Noise Density
I
SY
SR
GBW
t
S
Θ
M
Z
IN
R
O
e
n
p-p
e
n
No load; V
O
= 0 V
R
L
= 2 kΩ, C
L
= 50 pF
10 V step 0.01%
0 dB gain
−33
5.6
22
4.7
0.9
55
10
12
||6
35
2
75
26
17
16
0.003
±15
±50
7.0
Max
2.0
75
25
Unit
mV
pA
pA
V
V
V
dB
μV/V
V/mV
V
V
V
mA
mA
mA
mA
V/μs
MHz
μs
Degree
Ω||pF
Ω
μV p-p
nV/√Hz
nV/√Hz
nV/√Hz
nV/√Hz
pA/√Hz
V
±11
Common-Mode Rejection
Power Supply Rejection Ratio
Large Signal Voltage Gain
Output Voltage Swing
CMR
PSRR
A
VO
V
O
V
CM
= ±11 V
V
S
= ±4.5 V to ±18 V
V
O
= ±10 V; R
L
= 2 kΩ
R
L
= 2 kΩ
76
500
±12.0
Short-Circuit Current Limit
I
SC
Output shorted to ground
50
18
1.2
Current Noise Density
Voltage Supply Range
1
2
i
n
V
S
0.1 Hz to 10 Hz
f
O
= 10 Hz
f
O
= 100 Hz
f
O
= 1 kHz
f
O
= 10 kHz
f
O
= 1 kHz
±4.5
±18
Guaranteed by CMR test.
Guaranteed by design.
Rev. G | Page 4 of 20
Embedded System
京公网安备 11010802033920号
EEWORLD
