W78E58
8-BIT MICROCONTROLLER
GENERAL DESCRIPTION
The W78E58 is an 8-bit microcontroller that is functionally compatible with the W78C58, except that
the mask ROM is replaced by a flash EEPROM with a size of 32 KB. To facilitate programming and
verification, the flash EEPROM inside the W78E58 allows the program memory to be programmed
and read electronically. Once the code is confirmed, the user can protect the code for security.
The W78E58 microcontroller supplies a wider frequency range than most 8-bit microcontrollers on the
market. It is functionally compatible with the industry-standard 80C52 microcontroller series, except
that one extra 4-bit bit-addressable I/O port(Port 4) and two additional external interrupts (
INT2
,
INT3 ).
The W78E58 contains four 8-bit bi-directional and bit-addressable I/O ports, three 16-bit
timer/counters, and a serial port. These peripherals are supported by a eight-source, two-level
interrupt capability. There are 256 bytes of RAM and an 32 KB flash EEPROM for application
programs.
The W78E58 microcontroller has two power reduction modes, idle mode and power-down mode, both
of which are software selectable. The idle mode turns off the processor clock but allows for continued
peripheral operation. The power-down mode stops the crystal oscillator for minimum power
consumption. The external clock can be stopped at any time and in any state without affecting the
processor.
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
8-bit CMOS microcontroller
Fully static design
Low standby current at full supply voltage
DC-40 MHz operation
256 bytes of on-chip scratchpad RAM
32 KB electrically erasable/programmable EPROM
64 KB program memory address space
64 KB data memory address space
Four 8-bit bidirectional ports
One extra 4-bit bit-addressable I/O port, additional
INT2
/ INT3
(available on 44-pin PLCC/QFP package)
Three 16-bit timer/counters
One full duplex serial port
Boolean processor
Eight-source, two-level interrupt capability
Built-in power management
Code protection mechanism
Packages:
−
DIP 40: W78E58-16/24/40
−
PLCC 44: W78E58P-16/24/40
−
QFP 44: W78E58F-16/24/40
−
TQFP 44: W78E58M-16/24/40
Publication Release Date: November 1997
Revision A2
-1-
W78E58
PIN CONFIGURATIONS
40-Pin DIP (W78E58)
T2, P1.0
T2EX, P1.1
P1.2
P1.3
P1.4
P1.5
P1.6
P1.7
RST
RXD, P3.0
TXD, P3.1
INT0, P3.2
INT1, P3.3
T0, P3.4
T1, P3.5
WR, P3.6
RD, P3.7
XTAL2
XTAL1
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
VCC
P0.0, AD0
P0.1, AD1
P0.2, AD2
P0.3, AD3
P0.4, AD4
P0.5, AD5
P0.6, AD6
P0.7, AD7
EA
ALE
PSEN
P2.7, A15
P2.6, A14
P2.5, A13
P2.4, A12
P2.3, A11
P2.2, A10
P2.1, A9
P2.0, A8
44-Pin PLCC (W78E58P)
/
I
N
T
3
,
P
4 V
. C
2 C
44-Pin QFP/TQFP (W78E58F/W78E58M)
T
2
E
X
,
P P P P
1 1 1 1
. . . .
4 3 2 1
/
I
N
T T
2 3
, ,
P P
1 4 V
. . C
0 2 C
T
2
E
X
,
P P P P
1 1 1 1
. . . .
4 3 2 1
T
2
,
P
1
.
0
A
D
0
,
P
0
.
0
A
D
1
,
P
0
.
1
A
D
2
,
P
0
.
2
A
D
3
,
P
0
.
3
A
D
0
,
P
0
.
0
A
D
1
,
P
0
.
1
A
D
2
,
P
0
.
2
A
D
3
,
P
0
.
3
P1.5
P1.6
P1.7
RST
RXD, P3.0
INT2, P4.3
TXD, P3.1
INT0, P3.2
INT1, P3.3
T0, P3.4
T1, P3.5
6 5 4 3 2 1 44 43 42 41 40
7
39
8
38
9
37
10
36
11
35
12
34
13
33
14
32
15
31
16
30
29
17
18 19 20 21 22 23 24 25 26 27 28
P
3
.
6
,
/
W
R
P
3
.
7
,
/
R
D
X
T
A
L
2
X V P P P
T S 4 2 2
A S . . .
L
0 0 1
1
, ,
A A
8 9
P
2
.
2
,
A
1
0
P
2
.
3
,
A
1
1
P
2
.
4
,
A
1
2
P0.4, AD4
P0.5, AD5
P0.6, AD6
P0.7, AD7
EA
P4.1
ALE
PSEN
P2.7, A15
P2.6, A14
P2.5, A13
P1.5
P1.6
P1.7
RST
RXD, P3.0
INT2, P4.3
TXD, P3.1
INT0, P3.2
INT1, P3.3
T0, P3.4
T1, P3.5
1
2
44 43 42 41 40 39 38 37 36 35 34
33
32
31
3
30
4
29
5
28
6
27
7
8
26
9
25
10
24
23
11
12 13 14 15 16 17 18 19 20 21 22
P
3
.
6
,
/
W
R
P
3
.
7
,
/
R
D
X
T
A
L
2
X V P P
T S 4 2
A S . .
L
0 0
1
,
A
8
P
2
.
1
,
A
9
P
2
.
2
,
A
1
0
P
2
.
3
,
A
1
1
P
2
.
4
,
A
1
2
P0.4, AD4
P0.5, AD5
P0.6, AD6
P0.7, AD7
EA
P4.1
ALE
PSEN
P2.7, A15
P2.6, A14
P2.5, A13
-2-
W78E58
PIN DESCRIPTION
The W78E58 has two operating modes, normal and flash. In normal mode, the W78E58 corresponds
to the W78C58. In flash mode, the user (the maker of the flash EEPROM writer) can access the flash
EEPROM.
P0.7−P0.0 Port 0, Bits 7−0
MODE
Normal
Flash
DESCRIPTION
Port 0, Bits 0 through 7. Port 0 is a bidirectional I/O port. This port also provides a
multiplexed low order address/data bus during accesses to external memory.
This port provides the data bus during access to the flash EEPROM.
P1.7−P1.0 Port 1, Bits 7−0
MODE
Normal
DESCRIPTION
Port 1, Bits 0 through 7. Port 1 is a bidirectional I/O port with internal pull-ups. Pins
P1.0 and P1.1 also serve as T2 (Timer 2 external input) and T2EX (Timer 2
capture/reload trigger), respectively.
This port provides the low-order address bus during access to the flash EEPROM.
Flash
P2.7−P2.0 Port 2, Bits 7−0
MODE
Normal
Flash
DESCRIPTION
Port 2, Bits 0 through 7. Port 2 is a bidirectional I/O port with internal pull-ups. This port
also provides the upper address bits for accesses to external memory..
This port provides the high-order address bus during access to the flash EEPROM.
P3.7−P3.0 Port 3, Bits 7−0
MODE
Normal
Flash
DESCRIPTION
Port 3, Bits 0 through 7. Port 3 is a bidirectional I/O port with internal pull-ups. All bits
have alternate functions.
P3.3−P3.0 and P3.7−P3.6 are the flash mode configuration pins, Input.
P3.3−P3.0 and P3.7−P3.6 are configured to select or execute the flash operations. For
details, see
Flash Operations.
P4.3−P4.0 Port 4, Bits 3−0
(available on 44-pin PLCC/QFP package)
MODE
Normal
DESCRIPTION
Another bit-addressable bidirectional I/O port P4. P4.3 and P4.2 are alternative
function pins. It can be used as general I/O pins or external interrupt input sources
(
INT2
/ INT3 ).
-3-
Publication Release Date: November 1997
Revision A2
W78E58
Flash
No function in this mode.
EA/V
PP
MODE
Normal
DESCRIPTION
EA
, External Access, Input, active low.
This pin forces the processor to execute a program from the external ROM. When the
internal flash EEPROM is accessed as in the W78C58, this pin should be kept high.
Flash
V
PP
, Program Power supply pin, Input.
This pin accepts the high voltage (12V) needed for programming the flash EEPROM.
RST
MODE
Normal
RST, Reset, Input, active high.
This pin resets the processor. It must be kept high for at least two machine cycles in
order to be recognized by the processor.
Flash
Flash mode configuration pin, Input, active high.
RST is used to configure the flash operations. For details, see
Flash Operations.
DESCRIPTION
ALE
MODE
Normal
DESCRIPTION
ALE, Address Latch Enable, Output, active high.
ALE is used to enable the address latch that separates the address from the data on
Port 0. ALE runs at 1/6th of the oscillator frequency. A single ALE pulse is skipped
during external data memory accesses. ALE goes to a high impedance state with a
weak pull-up during reset state.
Flash mode configuration pin, Input, active low.
ALE is used to configure the flash operations. For details, see
Flash Operations.
Flash
PSEN
MODE
Normal
DESCRIPTION
PSEN , Program Store Enable, Output, active low.
This pin enables the external ROM onto the Port 0 address/data bus during fetch and
MOVC operations. PSEN goes to a high impedance state with a weak pull-up during
reset state
Flash
Flash mode configuration pin, Input, active high.
PSEN is used to configure the flash operations. For details, see
Flash Operations.
XTAL1
MODE
DESCRIPTION
-4-
W78E58
Normal
Flash
Crystal 1. This is the crystal oscillator input. This pin may be driven by an external
clock.
Connect to V
SS
.
XTAL2
MODE
Normal
Flash
No function in this mode.
DESCRIPTION
Crystal 2. This is the crystal oscillator output. It is the inversion of XTAL1.
V
SS
, V
CC
Power Supplies. These are the chip ground and positive supplies.
-5-
Publication Release Date: November 1997
Revision A2
京公网安备 11010802033920号
EEWORLD
