EEWORLDEEWORLDEEWORLD

Part Number

Search

531AC1038M00DGR

Description
LVPECL Output Clock Oscillator, 1038MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AC1038M00DGR Overview

LVPECL Output Clock Oscillator, 1038MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AC1038M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1038 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
About TI-RTOS Timer creation problem
Hello everyone: I am learning TI-RTOS recently, using CC3200. When creating a Timer, it always prompts that the creation of the Timer failed. The code is as follows: #includeTimer_Params timerParams T...
quake702 Wireless Connectivity
I need help with Using the USCI I2C Master?
Recently I plan to use MSP430's i2c to drive MPU6050. I changed some definitions in the TI_USCI_I2C_master.h header file: #define SDA_PIN 0x80 // msp430g2553 UCB0SDA pin #define SCL_PIN 0x40 // msp430...
qinkaiabc Microcontroller MCU
Raspberry Pi 2 Model B Review Summary
It took more than a month. Thanks to @[color=#333333][url=https://home.eeworld.com.cn/space-uid-551466.html]freebsder[/url][/color], @[color=#333333][url=https://home.eeworld.com.cn/space-uid-529891.h...
eric_wang DIY/Open Source Hardware
I can't understand the function of reading and writing registers of nrf24l01.
uint SPI_RW_Reg(uchar reg, uchar value)//NRF24L01 read and write register function{ uint status; CSN = 0; // CSN low, init SPI transaction status = SPI_RW(reg); // select register SPI_RW(value); // .....
zgyadfq 51mcu
STM8L152 drives LCD experimental ultra-low power consumption code 7.2UA
This content is originally created by ylyfxzsx, a user of EEWORLD forum . If you want to reprint or use it for commercial purposes, you must obtain the author’s consent and indicate the source....
ylyfxzsx Download Centre
For a quartz crystal oscillator circuit, why is the frequency of the simulated output fixed? Shouldn't it be consistent with the frequency of the crystal oscillator?
As shown in the figure, there are two quartz crystal oscillator circuits, which can generate oscillating output signals. However, no matter how the frequency of the crystal is modified, the frequency ...
唯美阿德 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2910  708  2131  2901  2083  59  15  43  42  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号