530HB413M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530HB413M000DG

530HB413M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 413MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HB413M000DG Overview

CMOS/TTL Output Clock Oscillator, 413MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HB413M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	413 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Medicine bottle assembly line counting circuit

Tested voltage stabilized power supply circuit diagram

Nickel-cadmium battery fast charger circuit diagram using NE555

Frequency-Voltage Converter Circuit

Staircase wave oscillator composed of current mode op amp

USB3.0: LAYOUT Guide for VL817Q7-C0: This article focuses on the layout processing and precautions of the common USB3.0 hub driver chip VIA VL817-Q7C0 on the market. It can be divided into three sections. This article focuses on the firs...; 禾川芯 PCB Design

Detailed analysis of the ARM Linux boot process: To develop ARM linux, you must build a development environment. So what kind of development environment is needed to facilitate our development and debugging? I have built a development environment he...; jingcheng Linux and Android

Problems compiling the power management (PM.dll) module under pb: There are two directories under \WINCE500\PUBLIC\COMMON\OAK\DRIVERS\PM\PDD, one is default and the other is pda. The former is the default power management code, and the latter is suitable for pda. Ho...; hellomcu Embedded System

[Study ufun_5 in a hurry] Source code viewing and editing Source Insight software use: [i=s]This post was last edited by boming on 2016-8-3 20:13[/i] Sorry everyone, I have been obsessed with the TV series "Decryption" these two days. I haven't studied and updated in time. My thoughts a...; boming stm32/stm8

How to solve this compilation problem: I used platform builder 4.2 to create a dll project as a network card driver. There is a definition in the ndis.h file of ddk: typedef struct _NDIS30_MINIPORT_CHARACTERISTICS { UCHAR MajorNdisVersion;...; yulian0523 Embedded System

Lithium battery market: How big is it? What are the big moves in 2010?: Many sources mention that the Chinese government plans to form a production capacity of 500,000 new energy vehicles and a production capacity of 1 billion ampere-hours of high-energy single power batt...; guangqiji Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components