530WC906M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530WC906M000DG

530WC906M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 906MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530WC906M000DG Overview

CMOS/TTL Output Clock Oscillator, 906MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WC906M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	906 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Several other control execution circuits c

Compound excited DC motor forward and reverse circuit

A circuit that uses a Zener diode to raise the emitter potential

Yide CRB10-1 multifunctional electric heating pot circuit diagram

Squirrel cage motor energy consumption braking

Motor interface circuit

[STM32WB55 Review] + Wireless Firmware Update: [i=s]This post was last edited by damiaa on 2019-5-18 20:31[/i] [font="][[/font]STM32WB55 Review] + Wireless Firmware Update The STM32WB55 contains two cores, one M4 handles most tasks, and the other ...; damiaa RF/Wirelessly

Requesting schematic diagram of Ethernet RJ45 package.: [color=#ff0000]This is mine. It's ugly. I want one like this. [/color] [color=#0000ff]Please give me one if you are a forum friend. Thanks in advance. . . . [/color] [[i] This post was last edited by ...; fendou Microcontroller MCU

The child is becoming more and more individualistic: One of my colleague's 8-year-old boys, who is in the second grade of primary school, went home from school today but did not get off the bus at the bus stop in front of his house. His parents did not ...; eeleader Talking about work

My seventh experiment in learning FPGA from scratch (record): My seventh experiment in learning FPGA from scratch (record it). The seventh experiment is to write a driver for the digital tube to drive the dynamic scanning display of the digital tube. The driver ...; ihalin FPGA/CPLD

Is it possible to do OpenGL development under VxWorks?: Should I use windml or zinc or is there a better tool? What is the difficulty, is it the graphics acceleration part of ati or nvidia? Please feel free to give me some advice...; bonjovi2003 Real-time operating system RTOS

How to change the Cadence component package individually: How can I change the wrong package setting for a component? I originally wanted 0603, but selected 0402. How can I change it to 0603?...; 天天1 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components