530QA648M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530QA648M000DGR

530QA648M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 648MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QA648M000DGR Overview

CMOS/TTL Output Clock Oscillator, 648MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QA648M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	648 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Delay circuit using 555 time base integrated circuit part 4a

Flash signal light circuit 7

Zhongyi brand BCD-215 refrigerator circuit

M135K cylindrical grinder electrical schematic circuit

Push-button telephone pulse to audio circuit diagram

l MHZ light emitting diode pulse modulation circuit

HOHO has finished organizing the original articles for this month and found something interesting~~: The original article has been sorted out, and the results will be announced tomorrow. Haha, during the sorting process, I found two interesting things, share them: 1. [color=#004797]open82977352[/colo...; soso Talking

pxa270 extended Sdram problem, upgrade to 256M, how to achieve it?: At present, my motherboard configuration is pxa270+wince5.0, and the memory is 2 pieces of 64M (16-bit) Samsung series Sdram to form 128M Sdram. Now I want to upgrade the memory to 256M, but there is ...; pdh716 Embedded System

Urgently looking for answers to multisim design questions! ! ! !: The left side is a 180 counter, and the right side is a total circuit. How to implement the left side to execute 180 pulses, add to the total circuit is 0180, then execute 180 pulses, the total circui...; 卖火柴的小男孩 Analog electronics

LPC1114 read and write SD card under FAT: The previous post used the SSP bus to read and write sectors, and this post will read and write SD cards under the FAT file system.I originally wanted to write a simple FAT file system myself, but not...; zhaojun_xf NXP MCU

Anyone using ARM Cortex-M3 series microcontrollers?: [i=s] This post was last edited by paulhyde on 2014-9-15 09:18 [/i] I will upload a 12864 program to share with you first, and will upload it later when there is a complete improvement...; BestFlyBird Electronics Design Contest

Electronic Design Competition-822 electronic competition learning materials: 285MB Does not support breakpoint resume, please use Baidu Cloud to download! Link: [url]http://pan.baidu.com/s/1eQAULxw[/url] Password: 7kgq...; cardin6 Creative Market

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components