EEWORLDEEWORLDEEWORLD

Part Number

Search

RSB6VM15190418

Description
Barrier Strip Terminal Block, 20A, 1 Row(s), 1 Deck(s)
CategoryThe connector    terminals   
File Size163KB,4 Pages
ManufacturerThomas & Betts Corporation
Websitehttp://www.tnb.com/
Download Datasheet Parametric View All

RSB6VM15190418 Overview

Barrier Strip Terminal Block, 20A, 1 Row(s), 1 Deck(s)

RSB6VM15190418 Parametric

Parameter NameAttribute value
MakerThomas & Betts Corporation
Reach Compliance Codeunknown
ECCN codeEAR99
Fastening methodSCREW
Manufacturer's serial numberRSB6
Installation typeBOARD
Number of layers1
Rows1
Number of channels15
Rated current20 A
Rated voltage300 V
safety certificateUL
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge14 AWG
Barrier Strips
Tri-Barriers
0.375" PITCH
SERIES RSB6
P
HYSICAL
P
ROPERTIES
H
OUSING
M
ATERIAL
:
Polypropylene
F
LAMMABILITY
:
UL94V-2
C
OLOR
:
Black
T
ERMINAL
T
ERMINALS
:
Brass, bright acid tin over copper plating
S
CREW
:
Steel w/Zinc + Chromate plating
C
LAMP
:
Steel w/Zinc + Chromate plating
RSB6RP##1102
Dimensions
M
ECHANICAL
P
ITCH
(T
ERMINAL
S
PACING
):
.375"
S
CREW
S
IZE
:
6-32
R
ECOMMENDED
PCB H
OLE
D
IA
.:
.062"
W
IRE
S
TRIP
L
ENGTH
:
.38"
R
ECOMMENDED
T
IGHTENING
T
ORQUE
:
9 in lbs.
R
ECOMMENDED
S
CREWDRIVERS
:
Stanley 1006-4,
Sears Craftsman 41581, Any #2 Phillips-Head
W
IRE
L
UG
W
IDTH
(M
AX
.):
8,1mm (.320")
CIRCUITS
(NOT
POSITIONS)
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
C1
IN.
L1*
IN.
C2
IN.
.75
L2*
IN.
1.22
1.59
1.97
2.34
2.72
3.09
3.47
3.84
3.84
4.59
4.97
5.34
5.72
6.09
6.47
6.84
7.22
7.59
7.97
8.34
8.72
9.09
9.47
9.84
10.22
10.59
10.97
11.34
11.72
12.09
12.47
12.84
13.22
13.59
13.97
14.34
.37
.75
1.13
1.50
1.88
2.25
2.63
3.00
3.37
3.75
4.13
4.50
4.88
5.25
5.63
6.00
6.38
6.75
7.13
7.50
7.88
8.25
8.63
9.00
9.38
9.75
10.13
10.50
10.88
11.25
11.63
12.00
12.38
12.75
13.13
.84
1.22
1.59
1.97
2.34
2.72
3.09
3.47
3.84
4.22
4.59
4.97
5.34
5.72
6.09
6.47
6.84
7.22
7.59
7.97
8.34
8.72
9.09
9.47
9.84
10.22
10.59
10.97
11.34
11.72
12.09
12.47
12.84
13.22
13.59
1.13
1.50
1.88
2.25
2.63
3.00
3.37
3.75
4.13
4.50
4.88
5.25
5.63
6.00
6.38
6.75
7.13
7.50
7.88
8.25
8.63
9.00
9.75
9.75
10.13
10.50
10.88
11.25
11.63
12.00
12.38
12.75
13.13
13.50
13.88
E
LECTRICAL
P
ROPERTIES
M
AXIMUM
C
URRENT
:
20A
O
PERATING
V
OLTAGE
:
300V
W
IRE
R
ANGE
:
(Clamp Screw) #12 max AWG
(Binding Head Screw) #14 max AWG
D
IELECTRIC
W
ITHSTAND
:
3500V
E
NVIRONMENTAL
P
ROPERTIES
O
PERATING
T
EMPERATURE
R
ANGE
:-60ºC
to +105ºC
(-76ºF to +221ºF)
Recommended PCB Hole Pattern
34
35
36
C
OMPUTING
RSB B
LOCK
L
ENGTHS
.
D
IRECT
M
OUNTING
Use C1 & L1 for VP, SP, RP, HP mounting
options
E
ND
P
OSITION
M
OUNTING
Use L2 & C2 for VM, SM, RM, VE,
SE, RE mounting options
LR49571
E60980
Thomas & Betts Electronics/OEM Division Tel: 901-252-5000 Fax: 901-252-1312
Dimensions shown are for reference only. Dimensions are in inches.
72
HDMI
Awesome file...
syx12345 Download Centre
Shanghai recruits several Korean-speaking technical support engineers with a starting salary of 10,000
Position prefers a Bachelor of Science Degree in Computer Science, Engineering, or equivalent industry related experience. Familiarity with Customer Service Technical Support and/or customer facing/or...
guoluren200907 Recruitment
Chuangrui Communication Technology (Shanghai) recruits embedded software engineers
Senior Software Engineer (Network Protocol Software) Atheros Communications is a leading developer of semiconductor system solutions. The Atheros software development team is looking for an individual...
turtle_haha Embedded System
What will cause the following failure of CD54HCT00F3A?
As shown in the figure, we use the first NAND gate of CD54HCT00F3A to receive the input signal, and the output of the second NAND gate is used as the chip select signal (CS is low valid). When point 1...
twl99 Analogue and Mixed Signal
Hardware implementation of a clock and power management controller
Abstract: This paper describes the working principle of a chip clock and power management controller, divides the modules, implements the design using hardware description language, and uses Synopsys'...
liede FPGA/CPLD
fpga program problem
module test (a,clk); output a; input clk; reg a=1'b1; parameter i = 1; always@(clk,a) begin while(i<250) begin #10 a=~a; #30 a=~a; end i=i+1; end endmodule After compiling, there is such an error Erro...
顽皮小孩儿 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2320  2449  976  1912  389  47  50  20  39  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号