530SB68M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530SB68M0000DGR

530SB68M0000DGR: DescriptionLVDS Output Clock Oscillator, 68MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SB68M0000DGR Overview

LVDS Output Clock Oscillator, 68MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB68M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	68 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

OTL power amplifier circuit in transistor radio a

Old 20W electronic ballast circuit diagram

Electronic transformer circuit

KPY series silicon piezoresistive absolute pressure sensor circuit 02

Circuit diagram of using microprocessor SM5K5 to control the charger

Public security alarm bell analog circuit

Some companies provide employees with two computers: [md]Question 1: I heard that some companies provide employees with two desktop computers. What is the main purpose? - Prevent R&D data from being leaked? - Issues with using pirated software? - Data p...; lzwml Talking

"A Guide for Embedded Driver Engineers to Show Off Their Power" (from a message in the Buffalo group): "Guide for Embedded Driver Engineers to Show Off" To work with embedded systems, you must make drivers. We don't make simple drivers, but at least we have to make a block device driver. If it's not a ...; lcofjp Talking

Analog Circuit Study Notes: Program Number: 1087Program name: Analog circuit study notesProgram Type: Other File size: 10K bytesUpload time: 2005-10-1 9:41:00 Downloads: 3525Document language:Introduction :Web page format file...; fighting Analog electronics

Ask about WINCE dynamic library: Why are dynamic libraries compiled by PB usually smaller than those compiled by EVC?...; zhouqifa Embedded System

Is it necessary to use a low-pass filter circuit for VCC and AVCC?: That is to say, add a 10uH inductor and a 0.1uF capacitor on both sides...........Apart from this method, is there any other method? ! ! ! Please give me some advice! ! !...; zhangjr PCB Design

After adc10 conversion starts, I cannot read the value of ADC10MEM?: void main(void) { WDTCTL = WDTPW+WDTHOLD; //Turn off the watchdog LCD_init_first(); LCD_init(); //Reset 1602 LCD LCD_write_string(2,0,tishi); //Display prompt information LCD_write_char(11,1,'V'); //D...; captainiron Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components